| Electronic Components Datasheet Search |
|
PPC405GPR-3JB266Z Datasheet(PDF) 49 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
PPC405GPR-3JB266Z Datasheet(HTML) 49 Page - Applied Micro Circuits Corporation |
|
49 / 57 page ![]() 405GPr – Power PC 405GPr Embedded Processor AMCC 49 Revision 2.04 – September 7, 2007 Data Sheet Trace [TS1E] [TS2E] [TS1O] [TS2O] [TS3] [TS4] [TS5] [TS6] na na PTC/2+0.7 PTC/2-0.5 10.3 7.1 TrcClk 10pF load on clk/data I/O Specifications—Group 1 (Sheet 3 of 3) Notes: 1. PCI timings are for operation up to 66.66MHz. PCI output hold time requirement is 1ns for 66.66MHz and 2ns for 33.33MHz. In synchronous mode, timing is relative to SysClk. In asynchronous mode, timing is relative to PCIClk. 2. Ethernet interface meets timing requirements as defined by IEEE 802.3 standard. 3. For PCI, I/O H is specified at 0.9OVDD and I/O L is specified at 0.1OVDD. For all other interfaces, I/O H is specified at 2.4 V and I/O L is specified at 0.4 V. Signal Input (ns) Output (ns) Output Current (mA) Clock Notes Setup Time (TIS min) Hold Time (TIH min) Valid Delay (TOV max) Hold Time (TOH min) I/O H (min) I/O L (min) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |