Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STVM100 Datasheet(PDF) 15 Page - STMicroelectronics

Part # STVM100
Description  I2C LCD VCOM calibrator
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STVM100 Datasheet(HTML) 15 Page - STMicroelectronics

Back Button STVM100 Datasheet HTML 11Page - STMicroelectronics STVM100 Datasheet HTML 12Page - STMicroelectronics STVM100 Datasheet HTML 13Page - STMicroelectronics STVM100 Datasheet HTML 14Page - STMicroelectronics STVM100 Datasheet HTML 15Page - STMicroelectronics STVM100 Datasheet HTML 16Page - STMicroelectronics STVM100 Datasheet HTML 17Page - STMicroelectronics STVM100 Datasheet HTML 18Page - STMicroelectronics STVM100 Datasheet HTML 19Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 27 page
background image
STVM100
DC and AC parameters
15/27
Table 7.
DC and AC characteristics
Sym
Description
Test Condition(1)
1.
Valid for ambient operating temperature: TA = –40 to 85°C; VDD = 3V; AVDD = 10V; typical TA = 25°C;
OUT = 1/2AVDD; RSET = 24.9kΩ (except where noted).
Min
Typ
Max
Unit
VDD
Supply voltage
2.25
3.6
V
EEPROM
programming supply
voltage
2.25
3.6
V
IDD
(2)
2.
Simulated maximum current draw when Programming EEPROM is 23mA; should be considered when
designing a power supply.
VDD supply current
50
µA
AVDD
Analog supply voltage
VDD = 2.6V to 3.6V
4.5
20
V
VDD = 2.25V to 3.6V
4.5
13
V
IAVDD
(3)
3.
Tested at AVDD = 20V.
AVDD supply current
25
µA
SETVR
SET voltage resolution
7
Bits
SETDN
SET differential
nonlinearity
Monotonic over
temperature
±1
LSB
SETZSE SET zero scale error
±2
LSB
SETFSE SET full scale error
±8
LSB
ISET
(4)
4.
A typical Current of 20µA is calculated using AVDD = 10V and RSET = 24.9kΩ. The maximum suggested
SET current should be 120µA.
SET current
Through RSET
120
µA
SETER
SET external
resistance
To GND, AVDD = 20V
10
200
k
Ω
To GND, AVDD = 4.5V
2.25
45
k
Ω
AVDD to
SET
AVDD to SET voltage
attenuation(5)
5.
Simulated and determined via design and NOT directly tested.
20
V/V
OUTST OUT settling time
8
µs
VOUT
OUT voltage
VSET +
0.5V
13
V
SETVD
SET voltage drift(5)
T = 25°C to 55°C
<10
mV
VIH
SDA, SCL, WP input
logic high
0.7VDD
V
VIL
SDA, SCL, WP input
logic low
0.3VDD
V
SDA, SCL hysteresis(5)
0.22VDD
V
IIL(WPN) WPN input current
15
25
35
µA
VOL(s)
SDA, SCL output logic
low
At 3mA
0.4
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com