TEST datasheet(7/49 Pages) ETC

Part #	TEST

Description	Low-voltage translating, 8-bit I2C-bus/SMBus I/O expander with interrupt output, reset, and configuration registers

PDF	49 Pages

Scroll/Zoom	100%

Manufacturer	ETC [List of Unclassifed Manufacturers]

Direct Link

Logo

7 / 49 page

PCAL6408A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 18 September 2013

7 of 49

NXP Semiconductors

PCAL6408A

Low-voltage translating, 8-bit I2C-bus/SMBus I/O expander

Voltage translation

Table 4 shows how to set up VDD levels for the necessary voltage translation between the

I2C-bus and the PCAL6408A.

Functional description

Refer to Figure 1 “Block diagram (positive logic)”.

7.1 Device address

The address of the PCAL6408A is shown in Figure 7.

ADDR is the hardware address package pin and is held to either HIGH (logic 1) or LOW

(logic 0) to assign one of the two possible slave addresses. The last bit of the slave

address defines the operation (read or write) to be performed. A HIGH (logic 1) selects a

read operation, while a LOW (logic 0) selects a write operation.

Table 4.

Voltage translation

VDD(I2C-bus) (SDA and SCL of I2C master)

VDD(P) (Port P)

1.8V

2.5V

1.8V

3.3V

1.8V

2.5V

1.8V

2.5V

3.3V

2.5V

3.3V

1.8V

3.3V

2.5V

3.3V

1.8V

2.5V

3.3V

Fig 7.

PCAL6408A address

R/W

002aaf539

fixed

slave address

programmable

TEST Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

TEST Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL