TMP88CS43FG datasheet(97/218 Pages) TOSHIBA

97 / 218 page

Page 87

TMP88CS43FG

9.3 Function

Compare timer/counter 1 has three modes: timer, event counter, and programmable pulse generator output modes.

9.3.1 Timer mode with software start

In this mode, the timer/counter (16-bit counter) counts up synchronously with the internal clock. When the

counter value and the set value of Compare Timer Register 1 (CTC1DRA) match, an INTCTC1 interrupt is

generated and the counter is cleared. After the counter is cleared, it restarts and continues counting up.

Figure 9-2 Timer Mode Timing Chart

Note:If the CTC input port (P47) is set for input mode, the timer/counter is reset by an input edge on port. When

using the timer/counter as an ordinary timer, set CTC1CR2<EXTRGDIS> to 1 or set P47 for output mode.

Table 9-1 Internal Clock Source for Compare Timer/Counter 1 (Example: fc = 20 MHz)

CTC1CK

NORMAL and IDLE Modes

DV1CK = 0

DV1CK = 1

Resolution [

µs]

Maximum Setting Time [s]

Resolution [

µs]

Maximum Setting Time [s]

000

102.4

6.71

204.8

13.42

001

6.4

0.419

12.8

0.839

010

1.6

0.105

3.2

0.210

011

0.4

26.21 m

0.8

52.43 m

100

0.2

13.11 m

0.4

26.21 m

101

0.1

6.55 m

0.2

13.11 m

110

n - 1

Timer Register A

Internal clock

Counter

INTCTC1 interrupt

Successive

TMP88CS43FG Datasheet(PDF) 97 Page - Toshiba Semiconductor

TMP88CS43FG Datasheet(HTML) 97 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL