TMP86FS64FG datasheet(70/252 Pages) TOSHIBA

70 / 252 page

Page 58

5. I/O Ports

TMP86FS64FG

5.1 Port P0 (P07 to P00)

Port P0 is an 8-bit input/output port, which can be configured individually as an input or an output under software

control. Input/output mode is specified by the corresponding bit in the port P0 input/output control register (P0CR).

During reset, the P0CR is initialized to “0”, which configures port P0 as an input. The P0 output latches are also ini-

tialized to “0”.

Note 1: i = 7 to 0

Note 2: STOP: bit 7 in SYSCR1, OUTEN: bit 4 in SYSCR1

Figure 5-2 Port P0

Note: When used as an input mode, read-modify-write instructions such as bit manipulate instructions cannot be used. Read-

modify-write instruction writes the all data of 8-bit after read and modified. Because a bit setting input mode reads data of

terminal, the output latch is changed by these instructions.

P0DR

(0000H)

543

P07

P06

P05

P04

P03

P02

P01

P00

(Initial value: 0000 0000)

P0CR

(0008H)

543

P0CR7

P0CR6

P0CR5

P0CR4

P0CR3

P0CR2

P0CR1

P0CR0

(Initial value: 0000 0000)

P0CR

I/O control for port P0

(specified for each bit)

0: Input mode

1: Output mode

R/W

Output latch

STOP

OUTEN

Data input

Data output

P0CRi

P0i

TMP86FS64FG Datasheet(PDF) 70 Page - Toshiba Semiconductor

TMP86FS64FG Datasheet(HTML) 70 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL