Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M58BW016DB Datasheet(PDF) 22 Page - STMicroelectronics

Part # M58BW016DB
Description  16 Mbit (512 Kb x 32, boot block, burst) 3 V supply Flash memories
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M58BW016DB Datasheet(HTML) 22 Page - STMicroelectronics

Back Button M58BW016DB Datasheet HTML 18Page - STMicroelectronics M58BW016DB Datasheet HTML 19Page - STMicroelectronics M58BW016DB Datasheet HTML 20Page - STMicroelectronics M58BW016DB Datasheet HTML 21Page - STMicroelectronics M58BW016DB Datasheet HTML 22Page - STMicroelectronics M58BW016DB Datasheet HTML 23Page - STMicroelectronics M58BW016DB Datasheet HTML 24Page - STMicroelectronics M58BW016DB Datasheet HTML 25Page - STMicroelectronics M58BW016DB Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 69 page
background image
Bus operations
M58BW016DT, M58BW016DB, M58BW016FT, M58BW016FB
22/69
Valid Data Ready may be configured (by bit M8 of Burst Configuration Register) to be valid
immediately at the valid clock edge or one data cycle before the valid clock edge.
Synchronous Burst Read will be suspended if Burst Address Advance, B, goes High, VIH.
If Output Enable is at VIL and Output Disable is at VIH, the last data is still valid.
If Output Enable, G, is at VIH or Output Disable, GD, is at VIL, but the Burst Address
Advance, B, is at VIL the internal Burst Address counter is incremented at each Burst Clock
K valid edge.
The Synchronous Burst Read timing diagrams and AC characteristics are described in the
AC and DC parameters section. See Figure 13, Figure 14, Figure 15 and Figure 16, and
Table 20.
3.2.2
Synchronous Burst Read Suspend
During a Synchronous Burst Read operation it is possible to suspend the operation, freeing
the data bus for other higher priority devices.
A valid Synchronous Burst Read operation is suspended when both Output Enable and
Burst Address Advance are High, VIH. The Burst Address Advance going High, VIH, stops
the Burst counter and the Output Enable going High, VIH, inhibits the data outputs. The
Synchronous Burst Read operation can be resumed by setting Output Enable Low.
Table 6.
Synchronous Burst Read Bus operations(1)(2)
1.
X = Don't care, VIL or VIH.
2.
M15 = 0, bit M15 is in the Burst Configuration Register.
Bus operation
Step
E
G
GD
RP
K(3)
3.
T = transition, see M6 in the Burst Configuration Register for details on the active edge of K.
L
B
A0-A18
DQ0-DQ31
Synchronous
Burst Read
Address Latch
VIL VIH
XVIH
TVIL
X
Address input
Read
VIL
VIL VIH VIH
TVIH VIL
Data output
Read Suspend
VIL VIH
XVIH
XVIH VIH
High-Z
Read Resume
VIL
VIL VIH VIH
TVIH VIL
Data output
Burst Address
Advance
VIL VIH
XVIH
TVIH VIL
High-Z
Read Abort, E
VIH
XX
VIH
XXX
High-Z
Read Abort, RP
XXX
VIL
XXX
High-Z



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com