| Electronic Components Datasheet Search |
|
MPC8358E Datasheet(PDF) 39 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8358E Datasheet(HTML) 39 Page - Freescale Semiconductor, Inc |
|
39 / 112 page ![]() MPC8360E/MPC8358E PowerQUICC™ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 2 Freescale Semiconductor 39 UCC Ethernet Controller: Three-Speed Ethernet, MII Management Figure 20 shows the MII management AC timing diagram. Figure 20. MII Management Interface Timing Diagram 8.3.3 IEEE Std. 1588™ Timer AC Specifications Table 38 provides the IEEE Std. 1588 timer AC specifications. MDC fall time tMDHF — — 10 ns Notes: 1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tMDKHDX symbolizes management data timing (MD) for the time tMDC from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, tMDRDVKH symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the tMDC clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). 2. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a csb_clk of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz). 3. This parameter is dependent on the ce_clk speed (that is, for a ce_clk of 200 MHz, the delay is 90 ns and for a ce_clk of 300 MHz, the delay is 63 ns). Table 38. 1588 Timer AC Specifications Parameter Symbol Min Max Unit Notes Timer clock cycle time tTMRCK 070 MHz 1 Input Setup to timer clock tTMRCKS ——— 2,3 Input Hold from timer clock tTMRCKH ——— 2,3 Output clock to output valid tGCLKNV 06 ns Table 37. MII Management AC Timing Specifications (continued) At recommended operating conditions with LVDD is 3.3 V ± 10% Parameter/Condition Symbol1 Min Typ Max Unit Notes MDC tMDRDXKH tMDC tMDCH tMDCR tMDHF tMDTKHDX MDIO MDIO (Input) (Output) tMDRDVKH |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |