WM8994ECSSLASHR datasheet(32/363 Pages) CIRRUS

32 / 363 page

WM8994

Rev 4.6

TYPICAL SIGNAL LATENCY

OPERATING MODE

TEST CONDITIONS

LATENCY

AIF1

AIF2

DIGITAL CORE

AIF2 to DAC Stereo Path

AIF2 EQ enabled,

AIF2 3D enabled,

AIF2 DRC enabled,

SRC enabled

fs=8kHz,

Clock rate = 256fs

fs=8kHz,

Clock rate = 1536fs

SYSCLK=AIF1CLK

1.4ms

fs=48kHz,

Clock rate = 256fs

fs=8kHz,

Clock rate = 1536fs

SYSCLK=AIF1CLK

1.3ms

fs=8kHz,

Clock rate = 256fs

fs=8kHz,

Clock rate = 256fs

SYSCLK=AIF1CLK

1.7ms

fs=48kHz,

Clock rate = 256fs

fs=8kHz,

Clock rate = 256fs

SYSCLK=AIF1CLK

1.4ms

ADC to AIF2 Stereo Path

Digital Sidetone HPF enabled,

AIF2 DRC enabled,

AIF2 HPF enabled,

SRC enabled

fs=8kHz,

Clock rate = 256fs

fs=8kHz,

Clock rate = 256fs

SYSCLK=AIF1CLK

2.2ms

fs=48kHz,

Clock rate = 256fs

fs=8kHz,

Clock rate = 256fs

SYSCLK=AIF1CLK

1.2ms

Digital Sidetone HPF disabled,

AIF2 DRC disabled,

AIF2 HPF disabled,

SRC disabled

fs=8kHz,

Clock rate = 1536fs

SYSCLK=AIF2CLK

1.3ms

Digital Sidetone HPF disabled,

AIF2 DRC disabled,

AIF2 HPF disabled,

SRC enabled

fs=48kHz,

Clock rate = 256fs

fs=8kHz,

Clock rate = 1536fs

SYSCLK=AIF1CLK

1.1ms

Notes:

1. These figures are relevant to typical voice call modes, assuming AIF2 is connected to the baseband processor

2. The SRC (Sample Rate Converter) is enabled automatically whenever required

WM8994ECS/R Datasheet(PDF) 32 Page - Cirrus Logic

WM8994ECS/R Datasheet(HTML) 32 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL