ADC101C027 datasheet(21/46 Pages) TI2

21 / 46 page

ADC101C021, ADC101C027

www.ti.com

SNAS446D – FEBRUARY 2008 – REVISED FEBRUARY 2013

VLOW -- Alert Limit Register - Under Range

This register holds the lower limit threshold used to determine the alert condition. If the conversion moves lower

than this limit, a VLOW alert is generated.

Pointer Address 03h (Read/Write)

Default Value: 0000h

D15

D14

D13

D12

D11

D10

Reserved

VLOW Limit [9:6]

VLOW Limit [5:0]

Reserved

Bits

Name

Description

15:12

Reserved

Always reads zeros. Zeros must be written to these bits.

11:2

VLOW Limit

Sets the lower limit threshold used to determine the alert condition. If the conversion moves lower than

this limit, a VLOW alert is generated.

1:0

Reserved

Always reads zeros. Zeros must be written to these bits.

VHIGH -- Alert Limit Register - Over Range

This register holds the upper limit threshold used to determine the alert condition. If the conversion moves higher

than this limit, a VHIGH alert is generated.

Pointer Address 04h (Read/Write)

Default Value: 0FFFh

D15

D14

D13

D12

D11

D10

Reserved

VHIGH Limit [9:6]

VHIGH Limit [5:0]

Reserved

Bits

Name

Description

15:12

Reserved

Always reads zeros. Zeros must be written to these bits.

11:2

VHIGH Limit

Sets the upper limit threshold used to determine the alert condition. If the conversion moves higher

than this limit, a VHIGH alert is generated.

1:0

Reserved

Always reads zeros. Zeros must be written to these bits.

Submit Documentation Feedback

Product Folder Links: ADC101C021 ADC101C027

ADC101C027 Datasheet(PDF) 21 Page - Texas Instruments

ADC101C027 Datasheet(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL