Table of Contents

1 Features............................................................................1

2 Applications..................................................................... 1

3 Description.......................................................................1

4 Revision History.............................................................. 2

5 Device Comparison Table...............................................3

6 Pin Configuration and Functions...................................3

7 Specifications.................................................................. 5

7.1 Absolute Maximum Ratings........................................ 5

7.2 ESD Ratings............................................................... 5

7.3 Recommended Operating Conditions.........................5

7.4 Thermal Information....................................................6

7.5 Electrical Characteristics.............................................6

7.6 Electrical Characteristics: AC......................................9

7.7 Timing Requirements: Write Mode..............................9

7.8 Timing Requirements: Readback Mode......................9

7.9 Timing Diagrams ......................................................10

7.10 Typical Characteristics............................................ 11

8 Detailed Description......................................................19

8.1 Overview................................................................... 19

8.2 Functional Block Diagram......................................... 19

8.3 Feature Description...................................................20

8.4 Device Functional Modes..........................................27

8.5 Programming............................................................ 30

8.6 Register Maps...........................................................32

9 Application and Implementation.................................. 35

9.1 Application Information............................................. 35

9.2 Typical Application.................................................... 37

10 Power Supply Recommendations..............................40

11 Layout........................................................................... 40

11.1 Layout Guidelines................................................... 40

11.2 Layout Example...................................................... 41

12 Device and Documentation Support..........................42

12.1 Documentation Support.......................................... 42

12.2 Receiving Notification of Documentation Updates..42

12.3 Support Resources................................................. 42

12.4 Trademarks.............................................................42

12.5 Electrostatic Discharge Caution..............................42

12.6 Glossary..................................................................42

13 Mechanical, Packaging, and Orderable

Information.................................................................... 42

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (January 2018) to Revision D (December 2021)

Page

• Updated the numbering format for tables, figures, and cross-references throughout the document..................1

• Changed Loop compliance voltage to Reference input voltage, and Reference input voltage to External

reference current in Recommended Operating Conditions ............................................................................... 5

• Changed Digital input low voltage test condition upper limit from 2.6 V to 3.6 V in Recommended Operating

Conditions ..........................................................................................................................................................5

• Deleted Timing Requirements: Daisy-Chain Mode section and Daisy-Chain Mode Timing figure...................10

• Deleted Power-Supply Sequence section; content moved to Power Supply Recommendations section........ 21

• Deleted daisy-chain operation content from Watchdog Timer section..............................................................23

• Deleted The DACx750 Shares the SPI Bus With Other Devices subsection from Watchdog Timer section... 23

• Deleted daisy-chain operation from Frame Error Checking section................................................................. 23

• Added CRC fault reset command of 0x96 to Frame Error Checking section................................................... 23

• Deleted The DACx750 Shares the SPI Bus With Other Devices subsection................................................... 23

• Changed duplicated 010 step-size from 0.125 to 0.25 in Table 8-3, Slew Rate Step-Size Options ................ 25

• Added CRC fault reset command to Table 8-8, Write Address Functions ....................................................... 30

• Deleted Daisy-Chain Operation section............................................................................................................31

• Added Multiple Devices on the Bus section......................................................................................................31

• Changed Table 8-11 to delete daisy-chain operation and add CRC fault reset................................................ 32

• Changed DCEN to Reserved for DB3 in Control Register table.......................................................................32

• Deleted text stating CAP2 pin is only available for the 40-pin VQFN package.................................................35

• Added series resistance for supply and corrected HART-IN capacitance for Figure 9-3..................................37

• Added content from deleted Power-Supply Sequence section to Power Supply Recommendations section.. 40

• Added fast supply ramp and series resistance content to Power-Supply Recommendations .........................40

• Added power supply series resistance to Figure 11-1, Layout Example ......................................................... 41

Changes from Revision B (June 2016) to Revision C (January 2018)

Page

• Added last paragraph to User Calibration section............................................................................................ 24

• Added last paragraph to Programmable Slew Rate section............................................................................. 25

DAC7750, DAC8750

SBAS538D – DECEMBER 2013 – REVISED DECEMBER 2021

www.ti.com

2

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

Product Folder Links: DAC7750 DAC8750