STA326 datasheet(34/64 Pages) STMICROELECTRONICS

34 / 64 page

STA326

34/64

DocID11531 Rev 9

7.6

Configuration register F (addr 0x05)

Setting the IDE bit enables this function, which looks at the input I2S data and clocking and

will automatically mute all outputs if the signals are perceived as invalid.

Detects loss of input MCLK in binary mode and will output 50% duty cycle to prevent audible

artifacts when input clocking is lost.

EAPD

PWDN

ECLE

Reserved

BCLE

IDE

OCFG1

OCFG0

Table 39. Output configuration selection

Bit

R/W

RST

Name

Description

1:0

OCFG[1:0]

Output configuration selection

00: 2-channel (full-bridge) power, 1-channel

DDX® is

default

Table 40. Output configuration selection

OCFG[1:0]

Output power configuration

2 channel (full-bridge) power, 1 channel

DDX®:

1A/1B

 1A/1B

2A/2B

 2A/2B

2 (half-bridge) and 1 (full-bridge) on-board power:

 1A binary

 1B binary

3A/3B

 2A/2B binary

Reserved

1 channel mono-parallel:

 1A/1B

 2A/2B

Table 41. Invalid input detect mute enable

Bit

R/W

RST

Name

Description

IDE

Invalid input detect auto-mute enable:

0: disabled

1: enabled

Table 42. Binary clock loss detection enable

Bit

R/W

RST

Name

Description

BCLE

Binary output mode clock loss detection enable

0: disabled

1: enabled

Obsolete

Product(s)

- Obsolete

Product(s)

STA326 Datasheet(PDF) 34 Page - STMicroelectronics

STA326 Datasheet(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL