| Electronic Components Datasheet Search |
|
VNHD7012AY Datasheet(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VNHD7012AY Datasheet(HTML) 18 Page - STMicroelectronics |
|
18 / 43 page ![]() Electrical specifications VNHD7012AY 18/43 DS11484 Rev 5 Figure 4. TDSTKON tDSENSE2L VSENSE_TC settling time from rising edge of VSENSE_EN VSENSE_EN = 5 V to 0 V; VSEL0 = 0 V; VSEL1 = 5 V; RSENSE = 1 kΩ 20 µs MultiSense timings (VCC voltage sensor mode) tDSENSE3H VSENSE_VCC settling time from rising edge of VSENSE_EN VSENSE_EN = 0 V to 5 V; VSEL0 = 5 V; VSEL1 = 5 V; RSENSE = 1 kΩ 60 µs tDSENSE3L VSENSE_VCC settling time from rising edge of VSENSE_EN VSENSE_EN = 5 V to 0 V; VSEL0 = 5 V; VSEL1 = 5 V; RSENSE = 1 kΩ 20 µs 1. Analog sense current drift is deviation of factor K for a given device over (-40°C to 150°C and 9 V < VCC < 18 V) with respect to its value measured at Tj = 25 °C, VCC = 13 V. 2. Parameter guaranteed by design and characterization; not subject to production test. Table 11. MultiSense (7 V < VCC < 18 V; -40 °C < Tj < 150 °C) (continued) Symbol Parameter Test conditions Min. Typ. Max. Unit |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |