 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ETC5054 Datasheet(PDF) 7 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ETC5054 Datasheet(HTML) 7 Page - STMicroelectronics |
|
|
7 / 18 page  TIMING SPECIFICATIONS Symbol Parameter Min. Typ. Max. Unit 1/tPM Frequency of master clocks Depends on the device used and the BCLKR/CLKSEL Pin MCLKX and MCLKR 1.536 1.544 2.048 MHz MHz MHz tWMH Width of Master Clock High MCLKX and MCLKR 160 ns tWML Width of Master Clock Low MCLKX and MCLKR 160 ns tRM Rise Time of Master Clock MCLKX and MCLKR 50 ns tFM Fall Time of Master Clock MCLKX and MCLKR 50 ns tPB Period of Bit Clock 485 488 15.725 ns tWBH Width of Bit Clock High (VIH = 2.2V) 160 ns tWBL Width of Bit Clock Low (VIL = 0.6V) 160 ns tRB Rise Time of Bit Clock (tPB = 488ns) 50 ns tFB Fall Time of Bit Clock (tPB = 488ns) 50 ns tSBFM Set-up time from BCLKX high to MCLKX falling edge. (first bit clock after the leading edge of FSX) 100 ns tHBF Holding Time from Bit Clock Low to the Frame Sync (long frame only) 0ns tSFB Set-up Time from Frame Sync to Bit Clock (long frame only) 80 ns tHBFI Hold Time from 3rd Period of Bit Clock FSX or FSR Low to Frame Sync (long frame only) 100 ns tDZF Delay time to valid data from FSX or BCLKX, whichever comes later and delay time from FSX to data output disabled. (CL = 0pF to 150pF) 20 165 ns tDBD Delay time from BCLKX high to data valid. (load = 150pF plus 2 LSTTL loads) 0 180 ns tDZC Delay time from BCLKX low to data output disabled. 50 165 ns tSDB Set-up time from DR valid to BCLKR/X low. 50 ns tHBD Hold time from BCLKR/X low to DR invalid. 50 ns tHOLD Holding Time from Bit Clock High to Frame Sync (short frame only) 0ns tSF Set-up Time from FSX/R to BCLKX/R Low (short frame sync pulse) - Note 1 80 ns tHF Hold Time from BCLKX/R Low to FSX/R Low (short frame sync pulse) - Note 1 100 ns tXDP Delay Time to TSXlow (load = 150pF plus 2 LSTTL loads) 140 ns tWFL Minimum Width of the Frame Sync Pulse (low level) 64kbit/s operating mode) 160 ns Figure 1: 64kbits/s TIMING DIAGRAM (see next page for complete timing). Note 1: For short frame sync timing FSX and FSR must go high while their respective bit clocks are high. FSx FSR ETC5054 - ETC5057 7/18 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
