7.3.2.2 Serial Bus Address

To communicate with the TMP175 and TMP75, the master must first address slave devices through a slave

address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of

executing a read or write operation.

The TMP175 features three address pins to allow up to 27 devices to be addressed on a single bus interface.

Table 7-2 describes the pin logic levels used to properly connect up to 27 devices. A 1 indicates the pin

is connected to the supply (VCC); a 0 indicates the pin is connected to GND; float indicates the pin is left

unconnected. The state of pins A0, A1, and A2 is sampled on every bus communication and must be set prior to

any activity on the interface.

The TMP75 features three address pins allowing up to eight devices to be connected per bus. Pin logic levels

are described in Table 7-3. The address pins of the TMP175 and TMP75 are read after reset, at start of

communication, or in response to a two-wire address acquire request. After the state of the pins are read, the

address is latched to minimize power dissipation associated with detection.

Table 7-2. Address Pins and Slave Addresses for the TMP175

A2

A1

A0

SLAVE ADDRESS

0

0

0

1001000

0

0

1

1001001

0

1

0

1001010

0

1

1

1001011

1

0

0

1001100

1

0

1

1001101

1

1

0

1001110

1

1

1

1001111

Float

0

0

1110000

Float

0

Float

1110001

Float

0

1

1110010

Float

1

0

1110011

Float

1

Float

1110100

Float

1

1

1110101

Float

Float

0

1110110

Float

Float

1

1110111

0

Float

0

0101000

0

Float

1

0101001

1

Float

0

0101010

1

Float

1

0101011

0

0

Float

0101100

0

1

Float

0101101

1

0

Float

0101110

1

1

Float

0101111

0

Float

Float

0110101

1

Float

Float

0110110

Float

Float

Float

0110111

TMP175, TMP75

SBOS288M – JANUARY 2004 – REVISED DECEMBER 2020

www.ti.com

10

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

Product Folder Links: TMP175 TMP75