CC115LRGPR.B datasheet(48/74 Pages) TI2

48 / 74 page

CC115L

SWRS105B – MAY 2011 – REVISED JUNE 2014

www.ti.com

Table 5-20. 0x03: FIFOTHR - TX FIFO Thresholds

Bit

Field Name

Reset

R/W

Description

7:4

R/W

Use setting from SmartRF Studio

Set the threshold for the TX FIFO. The threshold is

exceeded when the number of bytes in the TX FIFO is

equal to or higher than the threshold value.

Setting

Bytes in TX FIFO

0 (0000)

1 (0001)

2 (0010)

3 (0011)

4 (0100)

5 (0101)

3:0

FIFO_THR[3:0]

7 (0111)

R/W

6 (0110)

7 (0111)

8 (1000)

9 (1001)

10 (1010)

11 (1011)

12 (1100)

13 (1101)

14 (1110)

15 (1111)

Table 5-21. 0x04: SYNC1 - Sync Word, High Byte

Bit

Field Name

Reset

R/W

Description

7:0

SYNC[15:8]

211 (0xD3)

R/W

8 MSB of 16-bit sync word

Table 5-22. 0x05: SYNC0 - Sync Word, Low Byte

Bit

Field Name

Reset

R/W

Description

7:0

SYNC[7:0]

145 (0x91)

R/W

8 LSB of 16-bit sync word

Table 5-23. 0x06: PKTLEN - Packet Length

Bit

Field Name

Reset

R/W

Description

Indicates the packet length when fixed packet length mode

7:0

PACKET_LENGTH

255 (0xFF)

R/W

is enabled. This value must be different from 0.

Table 5-24. 0x08: PKTCTRL0 - Packet Automation Control

Bit

Field Name

Reset

R/W

Description

Not used

R/W

Use setting from SmartRF Studio

Detailed Description

Submit Documentation Feedback

Product Folder Links: CC115L

CC115LRGPR.B Datasheet(PDF) 48 Page - Texas Instruments

CC115LRGPR.B Datasheet(HTML) 48 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Datasheet Download

Link URL