Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

L7250 Datasheet(PDF) 11 Page - STMicroelectronics

Part # L7250
Description  5V & 12V SPINDLE AND VCM MOTORS DRIVER
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L7250 Datasheet(HTML) 11 Page - STMicroelectronics

Back Button L7250 Datasheet HTML 7Page - STMicroelectronics L7250 Datasheet HTML 8Page - STMicroelectronics L7250 Datasheet HTML 9Page - STMicroelectronics L7250 Datasheet HTML 10Page - STMicroelectronics L7250 Datasheet HTML 11Page - STMicroelectronics L7250 Datasheet HTML 12Page - STMicroelectronics L7250 Datasheet HTML 13Page - STMicroelectronics L7250 Datasheet HTML 14Page - STMicroelectronics L7250 Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 46 page
background image
11/46
L7250
1
SERIAL PORT
The serial port is a bidirectional three pin interface, using SDATA, SCLK and SEN to address and communicate
with sixteen 8 bit registers in the L7250. These registers include the status register, Spindle control registers,
VCM control registers, sinewave drive registers, and test mode register. These registers are cleared to zero at
power up.
1.1 Default comunication modes setting (bit 7, Reg05H ) = 0
After the SEN falling edge, the internal state machine is waiting for the first SCLK falling edge. This means that
if the SCLK line starts from an high level the first falling edge, respecting the setup time Tefcf, is considered,
and is used to read the R/W bit. During a writing process the internal state machine must see 16 SCLK falling
edges to validate the operation. The write mode is started if the R/W bit is low on the first falling edge of SCLK.
The read mode is started if the R/W bit is high on the first falling edge of SCLK. The ID, Address, and Data are
all then subsequently read by the L7250 on the falling edges of SCLK. (See Figure 1)
The microcontroller has to read the data on the falling edge of the SCLK signal. After the hold time (Tedh) the
data line switches to the next data without a tri-state phase.During a read mode the last address bit is read by
L7250 on the eighth falling edge of SCLK. The internal state machine then turns the SDATA bit around for the
L7250 to assume control at the next SCLK rising edge (the first rising edge after the 8th SCLK falling edge).
SERIAL PORT
Voh
Logic Output voltage high
Ioh=1mA
2.7
V
Vol
Logic Output voltage low
Iol=1mA
0.5
V
Vih
Logic input high
Iih=1uA
2.2
V
Vil
Logic input low
Iil=-1uA
0.5
V
Iih
Logic high input current
Internal Pulldown Resistor
Vin = 3.3V
33
µA
Iil
Logic low input current
-1.00
µA
ELECTRICAL CHARACTERISTCS (continued)
POWER SUPPLY [VCC5 & VCV] VCC5 = 5V ±10%, VCV = 12V ±10%. Tamb = 25°C (unless otherwise specified)
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com