Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPQ9840GL Datasheet(PDF) 27 Page - Monolithic Power Systems

Part # MPQ9840GL
Description  36V, 3.5A, Low IQ, Synchronous Step-Down Converter AEC-Q100 Qualified
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MPS [Monolithic Power Systems]
Direct Link  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MPQ9840GL Datasheet(HTML) 27 Page - Monolithic Power Systems

Back Button MPQ9840GL Datasheet HTML 23Page - Monolithic Power Systems MPQ9840GL Datasheet HTML 24Page - Monolithic Power Systems MPQ9840GL Datasheet HTML 25Page - Monolithic Power Systems MPQ9840GL Datasheet HTML 26Page - Monolithic Power Systems MPQ9840GL Datasheet HTML 27Page - Monolithic Power Systems MPQ9840GL Datasheet HTML 28Page - Monolithic Power Systems MPQ9840GL Datasheet HTML 29Page - Monolithic Power Systems MPQ9840GL Datasheet HTML 30Page - Monolithic Power Systems MPQ9840GL Datasheet HTML 31Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 34 page
background image
MPQ9840 – 36V, 3.5A, LOW IQ, SYNC STEP-DOWN CONVERTER, AEC-Q100
MPQ9840 Rev. 1.02
www.MonolithicPower.com
27
7/1/2020
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2020 MPS. All Rights Reserved.
PCB Layout Guidelines (8)
Efficient PCB layout, is critical for stable
operation, especially for the input capacitor
placement. A four-layer layout is strongly
recommended
to
achieve
better
thermal
performance. For best results, refer to Figure 7
and follow the guidelines below.
1. Place the symmetric input capacitors as
close to VIN and GND as possible.
Recommend to connect pin1 to GND for
symmetric input structure if in-phase not
used.
Pin3
and
pin10
are
internally
connected. Connecting together on layout or
not are both OK. Recommend to leave pin3
floating for shorter pin4 and pin1 trace and
smaller input hot loop.
2. Use a large ground plane to connect to
PGND directly.
3. Add vias near PGND if the bottom layer is a
ground plane.
4. Ensure that the high-current paths at GND
and VIN have short, direct, and wide traces.
5. Place
the
ceramic
input
capacitors,
especially the small package size (0603)
input bypass capacitor, as close to VIN and
PGND as possible to minimize high-
frequency noise.
6. Keep the connection of the input capacitor
and VIN as short and wide as possible.
7. Place the VCC capacitor as close to VCC
and GND as possible.
8. Route SW and BST away from sensitive
analog areas such as FB.
9. Place the feedback resistors close to the
chip to ensure that the trace connecting to
FB is as short as possible.
10. Use multiple vias to connect the power
planes to the internal layers.
NOTE:
8) The recommended PCB layout is based on Figure 8.
Top Layer
Inner Layer 1
Inner Layer 2
Bottom Layer
Figure 7: Recommended PCB Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com