Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M58LR256KC Datasheet(PDF) 39 Page - Numonyx B.V

Part # M58LR256KC
Description  128 or 256 Mbit (x16, mux I/O, multiple bank, multilevel interface, burst) 1.8 V supply Flash memories
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

M58LR256KC Datasheet(HTML) 39 Page - Numonyx B.V

Back Button M58LR256KC Datasheet HTML 35Page - Numonyx B.V M58LR256KC Datasheet HTML 36Page - Numonyx B.V M58LR256KC Datasheet HTML 37Page - Numonyx B.V M58LR256KC Datasheet HTML 38Page - Numonyx B.V M58LR256KC Datasheet HTML 39Page - Numonyx B.V M58LR256KC Datasheet HTML 40Page - Numonyx B.V M58LR256KC Datasheet HTML 41Page - Numonyx B.V M58LR256KC Datasheet HTML 42Page - Numonyx B.V M58LR256KC Datasheet HTML 43Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 108 page
background image
M58LRxxxKC, M58LRxxxKD
Configuration Register
39/108
6.7
Valid clock edge bit (CR6)
The valid clock edge bit, CR6, configures the active edge of the Clock, K, during
synchronous read operations. When the valid clock edge bit is Low (set to ’0’) the falling
edge of the Clock is the active edge. When the valid clock edge bit is High (set to ’1’) the
rising edge of the Clock is the active edge.
6.8
Wrap burst bit (CR3)
The wrap burst bit, CR3, selects between wrap and no wrap. Synchronous burst reads can
be confined inside the 4, 8 or 16-word boundary (wrap) or overcome the boundary (no
wrap).
When the wrap burst bit is Low (set to ‘0’) the burst read wraps. When it is High (set to ‘1’)
the burst read does not wrap.
6.9
Burst length bits (CR2-CR0)
The burst length bits set the number of words to be output during a synchronous burst read
operation as result of a single address latch cycle.
They can be set for 4 words, 8 words, 16 words or continuous burst, where all the words are
read sequentially. In continuous burst mode the burst sequence can cross bank boundaries.
In continuous burst mode, in 4, 8 or 16 words no-wrap, depending on the starting address,
the device asserts the WAIT signal to indicate that a delay is necessary before the data is
output.
If the starting address is shifted by 1, 2 or 3 positions from the four-word boundary, WAIT is
asserted for 1, 2 or 3 clock cycles, respectively, when the burst sequence crosses the first
16-word boundary, to indicate that the device needs an internal delay to read the successive
words in the array. WAIT will be asserted only once during a continuous burst access. See
also Table 13: Burst type definition.
CR14, CR5 and CR4 are reserved for future use.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com