Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M34S32 Datasheet(PDF) 8 Page - STMicroelectronics

Part # M34S32
Description  32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M34S32 Datasheet(HTML) 8 Page - STMicroelectronics

Back Button M34S32 Datasheet HTML 4Page - STMicroelectronics M34S32 Datasheet HTML 5Page - STMicroelectronics M34S32 Datasheet HTML 6Page - STMicroelectronics M34S32 Datasheet HTML 7Page - STMicroelectronics M34S32 Datasheet HTML 8Page - STMicroelectronics M34S32 Datasheet HTML 9Page - STMicroelectronics M34S32 Datasheet HTML 10Page - STMicroelectronics M34S32 Datasheet HTML 11Page - STMicroelectronics M34S32 Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 18 page
background image
8/18
M34S32
Byte Write. In the Byte Write mode the master
sends one data byte, which is acknowledged by
the memory. The master then terminates the
transfer by generating a STOP condition.
Page Write. The Page Write mode allows up to 32
bytes to be written in a single write cycle, provided
that they are all located in the same row of 32
bytes in the memory, that is the same Address bits
(b12 to b5). The master sends one up to 32 bytes
of data, which are each acknowledged by the
memory. After each byte is transferred, the inter-
nal byte address counter (5 Least Significant Bits
only) is incremented. The transfer is terminated by
the master generating a STOP condition. Care
must be taken to avoid address counter “roll-over”
which could result in data being overwritten.
Figure 8. I2C Bus Protocol
SCL
SDA
SCL
SDA
SDA
START
CONDITION
SDA
INPUT
SDA
CHANGE
AI00792
STOP
CONDITION
1
23
7
89
MSB
ACK
START
CONDITION
SCL
1
23
7
89
MSB
ACK
STOP
CONDITION
Note that for any write mode, the generation by the
master of the STOP condition starts the internal
memory program cycle. This STOP condition will
trigger an internal memory program cycle only if
the STOP condition is internally decoded right af-
ter the ACK bit; any STOP condition decoded out
of this “10th bit” time slot will not trigger the internal
programming cycle. All inputs are disabled until
the completion of this cycle and the Memory will
not respond to any request.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com