| Electronic Components Datasheet Search |
|
RZ/G2M Datasheet(PDF) 120 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RZ/G2M Datasheet(HTML) 120 Page - Renesas Technology Corp |
|
120 / 169 page ![]() RZ/G Series, 2nd Generation Datasheet Section 3. Electrical Characteristics R01DS0483EJ0101 Rev.1.01 Page 120 of 169 Jun 30, 2025 3.24 RPC Interface Table 3.24.1 RPC Timing [RZ/G2H, RZ/G2M V1.3, RZ/G2M V3.0 and RZ/G2N] Conditions: VDDQ18 = 1.8V ± 0.1 V, GND = VSS = 0 V, Tc = −40 to +115 °C [RZ/G2M V1.3], Ta = −40 to + 85 °C [RZ/G2M V3.0, RZ/G2N], Tj = −40 to + 115 °C [RZ/G2M V3.0, RZ/G2N], CL = 15 pF Item Symbol Min. Typ. Max. Unit Figures SPCLK clock cycle time (HyperFlash) tSPCYC 6.25 — — ns Figure 3.24.1 SPCLK clock cycle time (QSPI Flash) 12.50 — — ns SPCLK high pulse width tSPWH 0.45 — 0.55 tSPCYC SPCLK low pulse width tSPWL 0.45 — 0.55 tSPCYC SPCLK rise time tSPR — — 2.0 ns SPCLK fall time tSPF — — 2.0 ns SPCLK skew tSPSKEW — — 0.04 tSPCYC SSL to setup time tLEAD 1 × tSPCYC – 3 — 8 × tSPCYC + 3 ns Figure 3.24.2, Figure 3.24.3, Figure 3.24.4 SSL to hold time tLAG 5.5 × tSPCYC – 3 — 8.5 × tSPCYC + 3 ns Data input valid setup time SDR tVSS — — 0.5 × tSPCYC + 3 ns Figure 3.24.2 Data input valid hold time SDR tVHS 0 — — ns Data output setup time tOS 0.5 × tSPCYC – 2 — — ns Data output hold time tOH 0.5 × tSPCYC – 2 — — ns Data input valid setup time DDR tVSD — — 6.5 ns Figure 3.24.3 Data input valid hold time DDR tVHD 0.32 × tSPCYC — — ns Data to Data Strobe Skew tDDSS -0.65 — 0.65 ns Figure 3.24.4 SPCLK to Data Strobe Skew tCDSS — — 7.0 ns Output Data Setup time in DDR mode tSDDR 0.25 × tSPCYC – 0.6 — 0.25 × tSPCYC + 0.6 ns Figure 3.24.3, Figure 3.24.4 Output Data Hold time in DDR mode tHDDR 0.25 × tSPCYC – 0.6 — 0.25 × tSPCYC + 0.6 ns Input Slew rate with Data Strobe usage tDSISR 0.94 — — V/ns Figure 3.24.5 RPC_RESET assert time tRPCRA 0 — — ns Figure 3.24.6 RPC_RESET negate time tRPCRN 10 — — ns Figure 3.24.6 Note: The RZ/G2M V1.3 does not support DDR operation with QSPI (1-/4-bit) and QSPIx2 (8-bit). Therefore, the following DDR related specifications with QSPI and QSPIx2 cannot be applied to the RZ/G2M V1.3. RZ/G2H RZ/G2M V1.3 RZ/G2N RZ/G2E RZ/G2M V3.0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |