| Electronic Components Datasheet Search |
|
RZ/G2M Datasheet(PDF) 27 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RZ/G2M Datasheet(HTML) 27 Page - Renesas Technology Corp |
|
27 / 169 page ![]() RZ/G Series, 2nd Generation Datasheet Section 1 Overview R01DS0483EJ0101 Rev.1.01 Page 27 of 169 Jun 30, 2025 Item Description Serial Communication Interface with FIFO (SCIF) (For All Products) Overall specification • The amount of data in the transmit/receive FIFO registers and the number of receive errors in receive data in the receive FIFO register are available. • In asynchronous mode, a receive data ready (DR) or a timeout error (TO) can be detected during reception. Clock-Synchronized Serial Interface with FIFO (MSIOF) (For All Products) • 4 channels • Internal 32-bit × 64-stage transmit FIFOs/internal 32-bit × 256-stage receive FIFOs • Supports master and slave modes • Internal prescaler RZ/G2H • Supports serial formats: SPI (master and slave modes) RZ/G2M V1.3 RZ/G2M V3.0 RZ/G2N RZ/G2E • Supports serial formats: IIS, SPI (master and slave modes) • Interrupt request, DMAC request High Speed Serial Communication Interface with FIFO (HSCIF) (For All Products) • 5 channels • Asynchronous serial communication mode • Capable of full-duplex communication • On-chip baud rate generator, enabling any bit rate to be selected • Eight interrupt sources • DMA data transfer • Modem control functions (HRTS# and HCTS#) are stored. • The amount of data in the transmit/receive FIFO registers and the number of receive errors in receive data in the receive FIFO register are available. • A receive data ready (DR) or a timeout error (TO) can be detected during reception. PWM (For All Products) • 7 channels • High-level width (10 bits) of PWM output can be set. • Output cycle periods (10 bits) of PWM can be set. • Periods in the range from two to 224 × 1023 cycles of the Pϕ clock can be set. • Continuous pulse or single pulse output selectable 1.1.13 Others Item Description Boundary Scan (For All Products: option) • Boundary scan based on IEEE 1149.1 via JTAG interface is supported. Note that some module pins are not available on this boundary scan. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |