| Electronic Components Datasheet Search |
|
RZ/G2N Datasheet(PDF) 25 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RZ/G2N Datasheet(HTML) 25 Page - Renesas Technology Corp |
|
25 / 169 page ![]() RZ/G Series, 2nd Generation Datasheet Section 1 Overview R01DS0483EJ0101 Rev.1.01 Page 25 of 169 Jun 30, 2025 1.1.12 Peripheral Module Item Description IIC Bus Interface for PMIC (IIC for PMIC) (For All Products) • 1 PMIC channel for dedicated buffer • Supports single master transmission/reception • Interrupt request • Automatic transfer by wakeup control I2C Bus Interface (I2C) (For All Products) RZ/G2H RZ/G2M V1.3 RZ/G2M V3.0 RZ/G2N • 7 channels • 4 channels for buffers with a slew rate (channel 0, 3, 4, 5 for dedicated buffers) • 3 channels for LVTTL buffers (channels 1, 2, 6 for ordinary buffers) RZ/G2E • 8 channels • 2 channels for buffers with a slew rate (channel 0, 3 for dedicated buffers) • 6 channels for LVTTL buffers (channels 1, 2, 4, 5, 6, 7 for ordinary buffers) RZ/G2H RZ/G2M V1.3 RZ/G2M V3.0 RZ/G2N RZ/G2E • NXP I2C bus interface method supported • Master/slave functions • Multi-master functions • Transfer rate up to 400 kbps supported • Programmable clock generation from the system clock • Master and Slave function DMA supported |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |