Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

RZ/G2LC Datasheet(PDF) 15 Page - Renesas Technology Corp

Part # RZ/G2LC
Description  RZ 32 & 64-bit MPUs, RZ/G Series
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RZ/G2LC Datasheet(HTML) 15 Page - Renesas Technology Corp

Back Button RZ/G2LC Datasheet HTML 11Page - Renesas Technology Corp RZ/G2LC Datasheet HTML 12Page - Renesas Technology Corp RZ/G2LC Datasheet HTML 13Page - Renesas Technology Corp RZ/G2LC Datasheet HTML 14Page - Renesas Technology Corp RZ/G2LC Datasheet HTML 15Page - Renesas Technology Corp RZ/G2LC Datasheet HTML 16Page - Renesas Technology Corp RZ/G2LC Datasheet HTML 17Page - Renesas Technology Corp RZ/G2LC Datasheet HTML 18Page - Renesas Technology Corp RZ/G2LC Datasheet HTML 19Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 74 page
background image
RZ/G2L Group, RZ/G2LC Group
1. Overview
R01DS0484EJ0110
Rev.1.10
Page 15 of 74
May 30, 2025
Shared L3$ 256 Kbytes
Cortex-A55 MPCore
CPG
PLL/SSCG
DDR3L/DDR4
SDRAM
Sound Interface
VCP
ISU
SDHI / eMMC
External Memory
Storage and Network
MTU3a
GPT
WDT (3ch)
I2C (4ch)
SCIF (5ch)
SCI/IrDA (1ch)
RSPI (3ch)
Analog
Security
PWM Timer
Peripheral
USB2.0
Host
USB2.0
Host / Function
GbEthernet
GbEthernet
CAN (2ch)
SSIF (4ch)
ADC (8ch)
TrustedSecureIP
(Option)
OTP
GPIO
TSU (1 ch)
Video Processing
Mali-G31
ACPU Bus
GIC
SDHI
System
Secure
DMAC
(16 ch)
On-Chip RAM
64 Kbytes
Network
System Timer
SCI (1 ch)
GTM (3 ch)
Internal Memory
MHU
Multi CPU System
System
Graphics
Processing
(3DGE)
DMAC
(16 ch)
LCD Controller
Camera Interface
Display Interface
CRU
VSPD
DU
MIPI CSI-2
Parallel Input
MIPI DSI
Parallel Output
FCPVD
SYC
FCPCS
VCPL4
Core 0
I$
32 Kbytes
NEON
D$
32 Kbytes
Crypto
(Option)
Core 1 (Option)
I$
32 Kbytes
NEON
D$
32 Kbytes
Crypto
(Option)
Cortex-M33
MPU
CoreSight
Debug
On-Chip RAM
64 Kbytes
Internal Memory
SPI Multi I/O
External Memory
Figure 1.1
Configuration of LSI Internal Bus



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com