STA015T datasheet(22/55 Pages) STMICROELECTRONICS

22 / 55 page

STA015 STA015B STA015T

22/55

CMD_INTERRUPT

Address: 0x16 (22)

Type: R/W

Software Reset: 0x00

Hardware Reset: 0x00

X = don’t care;

0 = normal operation;

1 = write into I2C/Ancillary Data

The INTERRUPT is used to give STA015 the command to write into the I2C/Ancillary Data Buffer (Regis-

ters: 0x7E ... 0xB5). Every time the Master has to extract the new buffer content it writes into this register,

setting it to a non-zero value.

DATA_REQ_ENABLE

Address: 0x18 (24)

Type: R/W

Software Reset: 0x00

Hardware Reset: 0x00

The DATA_REQ_ENABLE register is used to configure Pin n. 28 working as buffered output clock or data

request signal, used for multimedia mode.

The buffered Output Clock has the same frequency than the input clock (XTI)

SYNCSTATUS

Address: 0x40 (64)

Type: RO

Software Reset: 0x00

Hardware Reset: 0x00

MSB

LSB

XXXXX

MSB

LSB

Description

buffered output clock

request signal

MSB

LSB

Description

XXX

SS1

SS0

Research of sync word

Wait for Confirmation

Synchronised

STA015T Datasheet(PDF) 22 Page - STMicroelectronics

STA015T Datasheet(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Datasheet Download

Link URL