STA015T datasheet(43/55 Pages) STMICROELECTRONICS

43 / 55 page

43/55

STA015 STA015B STA015T

ADPCM_FRAME_SIZE

Address: 0xBD (189)

Type: R/W

Software Reset: 0x13

Hardware Reset: 0x00

The ADPCM frame size may be adjusted to match a trade-off between the bitrate overhead and the frame

length. The frame size (in bytes) is calculated as follow:

FRAME size = (ADPCM_FRAME_SIZE * 90) +108

The frame starts with a 12 bytes header:

– 6 bytes for DVI algorithm

– 96 bytes for G726 pack algorithms

ADPCM_INT_CFG

Address: 0xBE (190)

Type: R/W

Software Reset: 0x0B

Hardware Reset: 0x00

Using this register the ADPCM interrupt capability can be properly configured. INTL0 - INTL6 Interrupt

Length he interrupt length can be programmed, using this bits, from 0 up to 128 system clock cycles

GPIO_CONF

Address: 0xBF (191)

Type: R/W

Software Reset: 0x00

Hardware Reset: 0x00

This register controls how data are strobed on the GPIO interface.

GISP: GPIO Strobe Polarity in INPUT mode

0 = data strobed an falling edge

1 = data strobed on rising edge

GOSP: GPIO Strobe Polarity in OUTPUT mode

0 = non inverted

1 = inverted

MSB

LSB

AFS7

AFS6

AFS5

AFS4

AFS3

AFS2

AFS1

AFS0

MSB

LSB

INTL6

INTL5

INTL4

INTL3

INTL2

INTL1

INTL0

MSB

LSB

XXXX

GOSP

GISP

STA015T Datasheet(PDF) 43 Page - STMicroelectronics

STA015T Datasheet(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Datasheet Download

Link URL