| Electronic Components Datasheet Search |
|
PSD4235G2 Datasheet(PDF) 81 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD4235G2 Datasheet(HTML) 81 Page - STMicroelectronics |
|
81 / 89 page ![]() 81/89 PSD4235G2 Table 68. Port F Peripheral Data Mode Write Timing Note: 1. RD has the same timing as DS, LDS, UDS, and PSEN (in 8031 combined mode). 2. WR has the same timing as the E, LDS, UDS, WRL, and WRH signals. 3. Any input used to select Port F Data Peripheral mode. 4. Data is already stable on Port F. 5. Data stable on ADIO pins to data on Port F. Figure 47. Peripheral I/O Write Timing Symbol Parameter Conditions -70 -90 Unit Min Max Min Max tWLQV–PF WR to Data Propagation Delay (Note 2) 25 35 ns tDVQV–PF Data to Port F Data Propagation Delay (Note 5) 22 30 ns tWHQZ–PF WR Invalid to Port F Tri-state (Note 2) 20 25 ns tDVQV (PF) tWLQV (PF) tWHQZ (PF) ADDRESS DATA OUT A / D BUS WR PORT F DATA OUT ALE /AS AI05741 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |