| Electronic Components Datasheet Search |
|
CS495303 Datasheet(PDF) 22 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS495303 Datasheet(HTML) 22 Page - Cirrus Logic |
|
22 / 38 page ![]() CS4953xx Data Sheet 32-bit Audio Decoder DSP Family 22 ®Copyright 2008 Cirrus Logic, Inc. DS705PP2 5.16 Switching Characteristics — UART Figure 11. UART Timing Parameter Symbol Min Max Unit UART_CLK period1 1. The minimum clock period is limited to DCLKP/32 or the minimum value, whichever is larger. tuclki 266 - ns UART_CLK duty cycle - 40 60 % Setup time for UART_RXD tuckrxsu 5- Hold time for UART_RXD tuckrxdv 5- ns Delay from CLK transition to TXD transition tucktxdv -29 ns ttxen ?? ns ttxhz ?? ns UART_CLK UART_RXD UART_TXD tuckrxsu tucktxdv tuckrxdv UART_TX_EN ttxen ttxhz |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |