Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TDA7333N Datasheet(PDF) 24 Page - STMicroelectronics

Part # TDA7333N
Description  RDS/RBDS processor
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA7333N Datasheet(HTML) 24 Page - STMicroelectronics

Back Button TDA7333N Datasheet HTML 20Page - STMicroelectronics TDA7333N Datasheet HTML 21Page - STMicroelectronics TDA7333N Datasheet HTML 22Page - STMicroelectronics TDA7333N Datasheet HTML 23Page - STMicroelectronics TDA7333N Datasheet HTML 24Page - STMicroelectronics TDA7333N Datasheet HTML 25Page - STMicroelectronics TDA7333N Datasheet HTML 26Page - STMicroelectronics TDA7333N Datasheet HTML 27Page - STMicroelectronics TDA7333N Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 36 page
background image
Functional description
TDA7333N
24/36
3.8.6
rds_bd_ctrl register
3.8.7
sinc4reg register
3.8.8
testreg register
(7) Select sensitivity of quality bit.
00: minimum (reset value)
11: maximum
(8) Bit 5 "ar_res" of rds_int register will clear the bits 0-
6 of the rds_bd_ctrl register.
Write into buffer if synchronized (refer to page 10-12) (8)
1: Write into buffer only if synchronized (reset value).
0: Write into buffer any incoming RDS block.
Select PLL time constants by software or hardware (8)
1: Software. Time constants are selected by pllb[1:0] respectively
pllf.
0: Hardware (reset value). Time constants automatically increase
after reset or resynchronization.
Set the 57 kHz pll time constant (5) (8).
Bit 0 of 1187.5 Hz pll time constant (6) (8).
Bit 1 of 1187.5 Hz pll time constant (6) (8).
Bit 0 of quality sensitivity (7) (8).
Bit 1 of quality sensitivity (7) (8).
Select internal master clock frequency (fsys):
1: 8.664 MHz.
0: 8.55 MHz (reset value).
bit name
access
bit 7
bit 0
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
shw
syncw
pllb1
freq
qsens0
qsens1
pllb0
pllf
reset value
1
0
00
00
0
0
rds_bd_ctrl
pllf
(5)
0
1
lock time needed for 90 deg deviation
2 ms
10 ms
pllb1
1
0
0
0
pllb0
10
1
1
(6)
lock time needed for 90 deg deviation
5 ms (reset status)
15 ms
35 ms
76 ms
sinc4reg register is for internal use only. For application this register
must be always Þlled with zeros.
bit name
access
bit 7
bit 0
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
-
-
-
--
--
-
reset value
0
0
00
00
0
0
sinc4reg
testreg register is for internal use only. For application this register
must be always Þlled with zeros.
bit name
access
bit 7
bit 0
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
-
-
-
--
--
-
reset value
0
0
00
00
0
0
testreg



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com