ST90135 datasheet(175/190 Pages) STMICROELECTRONICS

175 / 190 page

175/190

ST90158 - ELECTRICAL CHARACTERISTICS

DC ELECTRICAL CHARACTERISTICS

(VDD =5V ± 10%, TA = -40°C+ 85°C, unless otherwise specified)

(1)

Note 1: All I/O Ports are configured in bidirectional weak pull-up mode with no DC load external clock pin (OSCIN) is driven by square wave

external clock. No peripheral working.

Note 2: VDD =3V ±10% VILMAX = 0.4 V (TTL and Schmitt trigger).

Symbol

Parameter

Test Conditio ns

Value

Unit

Min.

Typ.

Max.

VIHCK

Clock Input High Level

External Clock

0.7 VDD

VDD + 0.3

VILCK

Clock Input Low Level

External Clock

– 0.3

0.3 VDD

VIH

Input High Level

TTL

2.0

VDD + 0.3

CMOS

0.7 VDD

VDD + 0.3

Schmitt Trigger

0.7 VDD

VDD + 0.3

VIL

Input Low Level

TTL

– 0.3

0.8(2)

CMOS

– 0.3

0.3 VDD

Schmitt Trigger

– 0.3

0.8(2)

VIHRS

RESET Input High Level

0.7 VDD

VDD + 0.3

VILRS

RESET Input Low Level

–0.3

0.3 VDD

VHYRS

RESET Input Hysteresis

0.3

1.5

VOH

Output High Level

Push Pull, Iload = – 0.8mA

VDD – 0.8

VOL

Output Low Level

Push Pull or Open Drain,

Iload = 1.6mA

0.4

IWPU

Weak Pull-up Current

Bidirectional Weak Pull-up, VOL =

– 50

– 200

– 420

µA

ILKIO

I/O Pin Input Leakage

Input/Tri-State,

0V < VIN <VDD

–10

+ 10

µA

ILKRS

RESET Pin Input Leakage

0V < VIN <VDD

–30

+ 30

µA

ILKA/D

A/D Conv. Input Leakage

– 3

+ 3

µA

ILKAP

Active Pull-up Input Leakage

0V < VIN < 0.8V

– 10

+ 10

µA

ILKOS

OSCIN Pin Input Leakage

0V < VIN <VDD

±3

µA

ST90135 Datasheet(PDF) 175 Page - STMicroelectronics

ST90135 Datasheet(HTML) 175 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL