| Electronic Components Datasheet Search |
|
ORSPI4 Datasheet(PDF) 181 Page - Lattice Semiconductor |
|
|
|||||||||||||||||||||||||||||
ORSPI4 Datasheet(HTML) 181 Page - Lattice Semiconductor |
|
181 / 263 page ![]() Lattice Semiconductor ORCA ORSPI4 Data Sheet 181 The static timing budget for a data transfer between two ORSPI4 devices at a data rate of 650 Mbps in shown in Table 61. Table 61. Data Path Interface Timing Example for Static Alignment (ORSPI4 to ORSPI4) Note 1: ORSPI4 Transmit Specification Note 2: ORSPI4 Receive Specification Description Value Unit TDCLK/RDCLK frequency 325 MHz Before reference point A 1 Clock to data skew, clock duty cycle distortion, data duty cycle distortion, data jitterTdia + Tdib 400 ps Between reference points A and B Data to data skew, relative jitter 100 ps Subtotal Gmax 500 ps After reference point B Device setup and hold 2 940 ps Sampling Error 50 ps Total 1490 ps Total 650 Mbps bit period 1540 ps Available margin 50 ps |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |