MCF52235 datasheet(6/54 Pages) FREESCALE

6 / 54 page

MCF52235 ColdFire Microcontroller Data Sheet, Rev. 7

MCF52235 Family Configurations

Freescale Semiconductor

— Based on and includes all existing features of the Freescale TouCAN module

— Full implementation of the CAN protocol specification version 2.0B

–

Standard Data and Remote Frames (up to 109 bits long)

–

Extended Data and Remote Frames (up to 127 bits long)

–

0–8 bytes data length

–

Programmable bit rate up to 1 Mbit/sec

— Flexible Message Buffers (MBs), totalling up to 16 message buffers of 0–8 byte data length each, configurable as

Rx or Tx, all supporting standard and extended messages

— Unused Message Buffer space can be used as general purpose RAM space

— Listen only mode capability

— Content-related addressing

— No read/write semaphores required

— Three programmable mask registers: global for MBs 0-13, special for MB14, and special for MB15

— Programmable transmit-first scheme: lowest ID or lowest buffer number

— Time stamp based on 16-bit free-running timer

— Global network time, synchronized by a specific message

— Maskable interrupts

•

Three universal asynchronous/synchronous receiver transmitters (UARTs)

— 16-bit divider for clock generation

— Interrupt control logic with maskable interrupts

— DMA support

— Data formats can be 5, 6, 7 or 8 bits with even, odd or no parity

— Up to 2 stop bits in 1/16 increments

— Error-detection capabilities

— Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs

— Transmit and receive FIFO buffers

•I2C module

— Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads

— Fully compatible with industry-standard I2C bus

— Master and slave modes support multiple masters

— Automatic interrupt generation with programmable level

•

Queued serial peripheral interface (QSPI)

— Full-duplex, three-wire synchronous transfers

— Up to four chip selects available

— Master mode operation only

— Programmable bit rates up to half the CPU clock frequency

— Up to 16 pre-programmed transfers

•

Fast analog-to-digital converter (ADC)

— Eight analog input channels

— 12-bit resolution

— Minimum 1.125

μs conversion time

— Simultaneous sampling of two channels for motor control applications

— Single-scan or continuous operation

— Optional interrupts on conversion complete, zero crossing (sign change), or under/over low/high limit

— Unused analog channels can be used as digital I/O

MCF52235 Datasheet(PDF) 6 Page - Freescale Semiconductor, Inc

MCF52235 Datasheet(HTML) 6 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL