7560 datasheet(13/71 Pages) RENESAS

13 / 71 page

Rev.1.02

Jul 31, 2003

page 13 of 69

7560 Group (A version)

Fig. 10 Memory map of special function register (SFR)

002016

002116

002216

002316

002416

002516

002616

002716

002816

002916

002A16

002B16

002C16

002D16

002E16

002F16

003016

003116

003216

003316

003416

003516

003616

003716

003816

003916

003A16

003B16

003C16

003D16

003E16

003F16

000016

000116

000216

000316

000416

000516

000616

000716

000816

000916

000A16

000B16

000C16

000D16

000E16

000F16

001016

001116

001216

001316

001416

001516

001616

001716

001816

001916

001A16

001B16

001C16

001D16

001E16

001F16

Port P0 register (P0)

Port P1 register (P1)

Port P1 direction register (P1D)

Port P2 register (P2)

Port P2 direction register (P2D)

Port P3 register (P3)

Port P4 register (P4)

Port P4 direction register (P4D)

Port P5 register (P5)

Port P5 direction register (P5D)

Port P6 register (P6)

Port P6 direction register (P6D)

Port P7 register (P7)

Port P7 direction register (P7D)

Serial I/O1 status register (SIO1STS)

Serial I/O1 control register (SIO1CON)

UART control register (UARTCON)

Baud rate generator (BRG)

Interrupt control register 2(ICON2)

Timer 3 register (T3)

Timer X mode register (TXM)

Interrupt edge selection register

(INTEDGE)

CPU mode register (CPUM)

Interrupt request register 1(IREQ1)

Interrupt request register 2(IREQ2)

Interrupt control register 1(ICON1)

Timer X low-order register (TXL)

Timer Y low-order register (TYL)

Timer 1 register (T1)

Timer 2 register (T2)

Timer X high-order register (TXH)

Timer Y high-order register (TYH)

PULL register A (PULLA)

PULL register B (PULLB)

Timer Y mode register (TYM)

Timer 123 mode register (T123M)

TOUT/φ output control register (CKOUT)

Segment output enable register (SEG)

LCD mode register (LM)

A-D control register (ADCON)

A-D conversion high-order register (ADH)

Transmit/Receive buffer register(TB/RB)

Key input control register (KIC)

Port P0 direction register (P0D)

Port P3 output control register (P3C)

Reserved area (Note)

Serial I/O2 control register (SIO2CON)

Serial I/O2 register (SIO2)

PWM control register (PWMCON)

PWM prescaler (PREPWM)

PWM register (PWM)

Reserved area (Note)

D-A1 conversion register (DA1)

D-A2 conversion register (DA2)

D-A control register (DACON)

Watchdog timer control register (WDTCON)

Note: Do not write to the addresses of reserved area.

A-D conversion low-order register (ADL)

7560 Datasheet(PDF) 13 Page - Renesas Technology Corp

7560 Datasheet(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL