Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SH7149 Datasheet(PDF) 55 Page - Renesas Technology Corp

Part # SH7149
Description  32-Bit RISC Microcomputer SuperH??RISC engine Family
PDF  1022 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7149 Datasheet(HTML) 55 Page - Renesas Technology Corp

Back Button SH7149 Datasheet HTML 51Page - Renesas Technology Corp SH7149 Datasheet HTML 52Page - Renesas Technology Corp SH7149 Datasheet HTML 53Page - Renesas Technology Corp SH7149 Datasheet HTML 54Page - Renesas Technology Corp SH7149 Datasheet HTML 55Page - Renesas Technology Corp SH7149 Datasheet HTML 56Page - Renesas Technology Corp SH7149 Datasheet HTML 57Page - Renesas Technology Corp SH7149 Datasheet HTML 58Page - Renesas Technology Corp SH7149 Datasheet HTML 59Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 1022 page
background image
Section 1 Overview
Rev. 3.00 May 17, 2007 Page 11 of 974
REJ09B0229-0300
Classification
Symbol
I/O
Name
Function
RES
I
Power-on reset
When low, this LSI enters the power-
on reset state.
MRES
I
Manual reset
When low, this LSI enters the
manual reset state.
WDTOVF
O
Watchdog timer
overflow
Output signal for the watchdog timer
overflow. If this pin needs to be
pulled down, use the resistor larger
than 1 M
Ω to pull this pin down.
BREQ
I
Bus-mastership
request
Low when an external device
requests the release of the bus
mastership.
This pin is not available in the
SH7146.
System control
BACK
O
Bus-mastership
request
acknowledge
Indicates that the bus mastership
has been released to an external
device. Reception of the
BACK
signal informs the device which has
output the
BREQ signal that it has
acquired the bus.
This pin is not available in the
SH7146.
NMI
I
Non-maskable
interrupt
Non-maskable interrupt request pin.
Fix to high or low level when not in
use.
Interrupts
IRQ3 to IRQ0 I
Interrupt requests
3 to 0
Maskable interrupt request pin.
Selectable as level input or edge
input. The rising edge, falling edge,
and both edges are selectable as
edges.
IRQOUT
O
Interrupt request
output
Shows that an interrupt cause has
occurred. The interrupt cause can be
recognized even in the bus release
state.
Address bus
A19 to A0
O
Address bus
Outputs addresses.
No address bus pins are available in
the SH7146.
Data bus
D15 to D0
I/O
Data bus
16-bit bidirectional bus.
No data bus pins are available in the
SH7146.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com