| Electronic Components Datasheet Search |
|
SH7149 Datasheet(PDF) 13 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7149 Datasheet(HTML) 13 Page - Renesas Technology Corp |
|
13 / 1022 page ![]() Rev. 3.00 May 17, 2007 Page xiii of xliv 8.2.9 DTC Vector Base Register (DTCVBR)................................................................ 167 8.2.10 Bus Function Extending Register (BSCEHR) ...................................................... 167 8.3 Activation Sources ............................................................................................................. 168 8.4 Location of Transfer Information and DTC Vector Table ................................................. 168 8.5 Operation ........................................................................................................................... 172 8.5.1 Transfer Information Read Skip Function ............................................................ 177 8.5.2 Transfer Information Writeback Skip Function .................................................... 178 8.5.3 Normal Transfer Mode ......................................................................................... 178 8.5.4 Repeat Transfer Mode........................................................................................... 179 8.5.5 Block Transfer Mode ............................................................................................ 181 8.5.6 Chain Transfer ...................................................................................................... 182 8.5.7 Operation Timing.................................................................................................. 184 8.5.8 Number of DTC Execution Cycles ....................................................................... 187 8.5.9 DTC Bus Release Timing ..................................................................................... 189 8.5.10 DTC Activation Priority Order ............................................................................. 192 8.6 DTC Activation by Interrupt.............................................................................................. 193 8.7 Examples of Use of the DTC ............................................................................................. 194 8.7.1 Normal Transfer Mode ......................................................................................... 194 8.7.2 Chain Transfer when Counter = 0......................................................................... 194 8.8 Interrupt Sources................................................................................................................ 196 8.9 Usage Notes ....................................................................................................................... 196 8.9.1 Module Standby Mode Setting ............................................................................. 196 8.9.2 On-Chip RAM ...................................................................................................... 196 8.9.3 DTCE Bit Setting.................................................................................................. 196 8.9.4 Chain Transfer ...................................................................................................... 196 8.9.5 Transfer Information Start Address, Source Address, and Destination Address ....................................................................................... 197 8.9.6 Access to DTC Registers through DTC ................................................................ 197 8.9.7 Notes on IRQ Interrupt as DTC Activation Source .............................................. 197 8.9.8 Notes on SCI as DTC Activation Sources ............................................................ 197 8.9.9 Clearing Interrupt Source Flag.............................................................................. 197 8.9.10 Conflict between NMI Interrupt and DTC Activation .......................................... 197 8.9.11 Operation When a DTC Activation Request is Cancelled While in Progress....... 198 Section 9 Bus State Controller (BSC)................................................................199 9.1 Features.............................................................................................................................. 199 9.2 Input/Output Pins ...............................................................................................................201 9.3 Area Overview ...................................................................................................................201 9.3.1 Area Division........................................................................................................ 201 9.3.2 Address Map ......................................................................................................... 201 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |