R8C2C datasheet(60/615 Pages) RENESAS

60 / 615 page

R8C/2C Group, R8C/2D Group

5. Resets

Rev.2.00

Dec 05, 2007

Page 39 of 585

REJ09B0339-0200

5.6

Watchdog Timer Reset

When the PM12 bit in the PM1 register is set to 1 (reset when watchdog timer underflows), the MCU resets its pins,

CPU, and SFR if the watchdog timer underflows. Then the program beginning with the address indicated by the

reset vector is executed. After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected as

the CPU clock.

The watchdog timer reset does not reset some SFRs. Refer to 4. Special Function Registers (SFRs) for details.

The internal RAM is not reset. When the watchdog timer underflows, the contents of internal RAM are undefined.

Refer to 13. Watchdog Timer for details of the watchdog timer.

5.7

Software Reset

When the PM03 bit in the PM0 register is set to 1 (MCU reset), the MCU resets its pins, CPU, and SFR. The

program beginning with the address indicated by the reset vector is executed. After reset, the low-speed on-chip

oscillator clock divided by 8 is automatically selected for the CPU clock.

The software reset does not reset some SFRs. Refer to 4. Special Function Registers (SFRs) for details.

The internal RAM is not reset.

R8C2C Datasheet(PDF) 60 Page - Renesas Technology Corp