| Electronic Components Datasheet Search |
|
38K2 Datasheet(PDF) 73 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
38K2 Datasheet(HTML) 73 Page - Renesas Technology Corp |
|
73 / 358 page ![]() FUNCTIONAL DESCRIPTION Rev.2.00 Oct 15, 2006 page 54 of 130 38K2 Group REJ09B0338-0200 HARDWARE Fig. 77 Structure of EP10 control register 3 Fig. 78 Structure of EP10 interrupt source register b7 b0 Control transfer completion enable bit Not used CTENDE10 b7:b1 – – 0 – EP10 control register 3 (EP10CON3) [address 001C16] 0 : NAK transmission in the status stage 1 : Control transfer completion enabled (SIE transmits NULL/ACK.) (Valid in PID10 = “012”) At reception of SETUP token: This bit is cleared to “0” by the hardware. Write “0” when writing. “0” is read when reading. O O O O –: State remaining Bit name Bit symbol At reset Function H/W S/W 00 0 0 0 0 0 W R b7 b0 USB HUB/Endpoint 10 buffer ready interrupt bit USB HUB/Endpoint 10 control transfer completion interrupt bit USB HUB/Endpoint 10 status stage transition interrupt bit USB HUB/Endpoint 10 SETUP buffer ready interrupt bit USB HUB/Endpoint 10 error interrupt bit Not used BRDY10 CTEND10 CTSTS10 BSRDY10 ERR10 b7:b5 0 0 0 0 0 – 0 0 0 0 0 – EP10 interrupt source register (EP10REQ) [address 001D16] Bit name Bit symbol At reset Function H/W S/W O O O O O O O O O O O O 0: No interrupt request issued 1: Interrupt request issued This bit is set to “1” when the buffer is ready state (enabled to be read/written) on USB HUB/Endpoint 10. “0” can be set by software, but “1” cannot be set. 0: No interrupt request issued 1: Interrupt request issued This bit is set to “1” when control transfer is completed (NULL/ACK transmission in the status stage) on USB HUB/Endpoint 10. “0” can be set by software, but “1” cannot be set. 0: No interrupt request issued 1: Interrupt request issued This bit is set to “1” when transition to status stage occurs in CTENDE10 = “0” (control transfer completion disabled) on USB HUB/Endpoint 10. “0” can be set by software, but “1” cannot be set. <Transition to status stage occurrence factor> At transfer of control write: When receiving IN-token in data stage (OUT) At transfer of control read: When receiving OUT-token in data stage (IN) At no data transfer: Nothing occurs. 0: No interrupt request issued 1: Interrupt request issued This bit is set to “1” when the exclusive buffer for SETUP is ready state (enabled to be read) on USB HUB/Endpoint 10. “0” can be set by software, but “1” cannot be set. 0: No interrupt request issued 1: Interrupt request issued This bit is set to “1” when control transfer error occurs on USB HUB/Endpoint 10. This bit is cleared to “0” by the hardware when receiving SETUP token. “0” can be set by software, but “1” cannot be set. Write “0” when writing. “0” is read when reading. –: State remaining 000 W R |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |