HD6432351 datasheet(880/1025 Pages) RENESAS

880 / 1025 page

Appendix B Internal I/O Register

Rev. 3.00 Sep 15, 2006 page 846 of 988

REJ09B0330-0300

BCRL—Bus Control Register L

H'FED5

Bus Controller

BRLE

R/W

BREQOE

R/W



R/W

LCASS

R/W

DDS

R/W

WAITE

R/W



R/W

WDBE

R/W

Bit

Initial value

Read/Write

Bus Release Enable

External bus release is disabled

External bus release is enabled

BREQO Pin Enable

BREQO output disabled

BREQO output enabled

Reserved

Only 1 should be written to this bit

Reserved

Only 0 should be written to this bit

Write Data Buffer Enable

WAIT Pin Enable

Wait input by

WAIT

pin disabled

Wait input by

WAIT

pin enabled

Write data buffer

function not used

Write data buffer

function used

LCAS Select

Write 0 to this bit when using the DRAM interface

DACK Timing Select

When DMAC single address transfer is performed in

DRAM space, full access is always executed

DACK

signal goes low from Tr or T1 cycle

Burst access is possible when DMAC single address

transfer is performed in DRAM space

DACK signal

goes low from Tc1 or T2 cycle

HD6432351 Datasheet(PDF) 880 Page - Renesas Technology Corp

HD6432351 Datasheet(HTML) 880 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL