Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

HD6432148SW Datasheet(PDF) 20 Page - Renesas Technology Corp

Part # HD6432148SW
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1177 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432148SW Datasheet(HTML) 20 Page - Renesas Technology Corp

Back Button HD6432148SW Datasheet HTML 16Page - Renesas Technology Corp HD6432148SW Datasheet HTML 17Page - Renesas Technology Corp HD6432148SW Datasheet HTML 18Page - Renesas Technology Corp HD6432148SW Datasheet HTML 19Page - Renesas Technology Corp HD6432148SW Datasheet HTML 20Page - Renesas Technology Corp HD6432148SW Datasheet HTML 21Page - Renesas Technology Corp HD6432148SW Datasheet HTML 22Page - Renesas Technology Corp HD6432148SW Datasheet HTML 23Page - Renesas Technology Corp HD6432148SW Datasheet HTML 24Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 1177 page
background image
Rev. 4.00 Sep 27, 2006 page xx of xliv
Item
Page
Revision (See Manual for Details)
26.6.6 Flash Memory
Characteristics
Table 26.67 Flash
Memory Characteristics
(Programming/erasing
operating range)
908
Table 26.67 amended
Symbol of wait time after SWE-bit clear (Before)
Θ → (After) θ
Item
Symbol
Min
Typ
Max
Unit
Test
Condition
Reprogramming count
N
WEC
100*
8
10000*
9
—
Times
Data retention time*
10
t
DRP
10
—
—
Years
Programming Wait time after SWE-bit setting*
1
x1
——
µs
909
Notes 8 to 10 added
Notes: 8. Minimum number of times for which all
characteristics are guaranteed after rewriting (Guarantee range
is 1 to minimum value).
9. Reference value for 25°C (as a guideline, rewriting should
normally function up to this value).
10. Data retention characteristic when rewriting is performed
within the specification range, including the minimum value.
26.7.2 Clock Timing
Figure 26.6 Oscillation
Settling Timing
912
Figure 26.6 amended
tOSC1
tOSC1
EXTAL
VCC
STBY
RES
φ
tDEXT
tDEXT
26.7.5 Timing of On-
Chip Supporting Modules
Figure 26.28 I
2C Bus
Interface Input/Output
Timing (Option)
924
Figure 26.28 amended
SDA0,
SDA1
VIL
VIH
tBUF
P*
S*
tSTAH
tSCLH
tSr
tSCLL
tSCL
tSf
tof
tSDAH
SCL0,
SCL1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com