H8SX1663 datasheet(201/1158 Pages) RENESAS

201 / 1158 page

Section 6 Bus Controller (BSC)

Rev.1.00 Jun. 07, 2006 Page 149 of 1102

REJ09B0294-0100

Bit

Bit Name

Initial

Value

R/W

Description

13, 12



All 0

Reserved

These are read-only bits and cannot be modified.

11, 10



All 0

R/W

Reserved

These bits are always read as 0. The write value should

always be 0.

WDBE

R/W

Write Data Buffer Enable

The write data buffer function can be used for an

external write cycle and a DMAC single address

transfer cycle.

The changed setting may not affect an external access

immediately after the change.

0: Write data buffer function not used

1: Write data buffer function used

WAITE

R/W

WAIT Pin Enable

Selects enabling/disabling of wait input by the

WAIT

pin.

0: Wait input by

WAIT pin disabled

WAIT pin can be used as I/O port

1: Wait input by

WAIT pin enabled

For details, see section 9, I/O Ports.

DKC

R/W

DACK Control

Selects the timing of DMAC transfer acknowledge

signal assertion.

DACK signal is asserted at the Bφ falling edge

DACK signal is asserted at the Bφ rising edge



R/W

Reserved

This bit is always read as 0. The write value should

always be 0.

5 to 0



All 0

Reserved

These are read-only bits and cannot be modified.

Note:

When external bus release is enabled or input by the

WAIT pin is enabled, make sure to set

the ICR bit to 1. For details, see section 9, I/O Ports.

H8SX1663 Datasheet(PDF) 201 Page - Renesas Technology Corp

H8SX1663 Datasheet(HTML) 201 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL