H8SX1663 datasheet(198/1158 Pages) RENESAS

198 / 1158 page

Section 6 Bus Controller (BSC)

Rev.1.00 Jun. 07, 2006 Page 146 of 1102

REJ09B0294-0100

6.2.6

Idle Control Register (IDLCR)

IDLCR specifies the idle cycle insertion conditions and the number of idle cycles.

Bit

Bit Name

Initial Value

R/W

IDLS3

R/W

IDLS2

R/W

IDLS1

R/W

IDLS0

R/W

IDLCB1

R/W

IDLCB0

R/W

IDLCA1

R/W

IDLCA0

R/W

Bit

Bit Name

Initial Value

R/W

IDLSEL7

R/W

IDLSEL6

R/W

IDLSEL5

R/W

IDLSEL4

R/W

IDLSEL3

R/W

IDLSEL2

R/W

IDLSEL1

R/W

IDLSEL0

R/W

Bit

Bit Name

Initial

Value

R/W

Description

IDLS3

R/W

Idle Cycle Insertion 3

Inserts an idle cycle between the bus cycles when the

DMAC single address transfer (write cycle) is followed

by external access.

0: No idle cycle is inserted

1: An idle cycle is inserted

IDLS2

R/W

Idle Cycle Insertion 2

Inserts an idle cycle between the bus cycles when the

external write cycle is followed by external read cycle.

0: No idle cycle is inserted

1: An idle cycle is inserted

IDLS1

R/W

Idle Cycle Insertion 1

Inserts an idle cycle between the bus cycles when the

external read cycles of different areas continue.

0: No idle cycle is inserted

1: An idle cycle is inserted

H8SX1663 Datasheet(PDF) 198 Page - Renesas Technology Corp

H8SX1663 Datasheet(HTML) 198 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL