H8SX1663 datasheet(202/1158 Pages) RENESAS

202 / 1158 page

Section 6 Bus Controller (BSC)

Rev.1.00 Jun. 07, 2006 Page 150 of 1102

REJ09B0294-0100

6.2.8

Bus Control Register 2 (BCR2)

BCR2 is used for bus arbitration control of the CPU, DMAC, and DTC, and enabling/disabling of

the write data buffer function to the peripheral modules.

Bit

Bit Name

Initial Value

R/W



R/W

IBCCS

R/W



R/W

PWDBE

R/W

Bit

Bit Name

Initial

Value

R/W

Description

7, 6



All 0

Reserved

These are read-only bits and cannot be modified.



R/W

Reserved

This bit is always read as 0. The write value should

always be 0.

IBCCS

R/W

Internal Bus Cycle Control Select

Selects the internal bus arbiter function.

0: Releases the bus mastership according to the priority

1: Executes the bus cycles alternatively when a CPU

bus mastership request conflicts with a DMAC or

DTC bus mastership request

3, 2



All 0

Reserved

These are read-only bits and cannot be modified.



R/W

Reserved

This bit is always read as 1. The write value should

always be 1.

PWDBE

R/W

Peripheral Module Write Data Buffer Enable

Specifies whether or not to use the write data buffer

function for the peripheral module write cycles.

0: Write data buffer function not used

1: Write data buffer function used

H8SX1663 Datasheet(PDF) 202 Page - Renesas Technology Corp

H8SX1663 Datasheet(HTML) 202 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL