HD6432142 datasheet(365/1177 Pages) RENESAS

365 / 1177 page

Section 11 16-Bit Free-Running Timer

Rev. 4.00 Sep 27, 2006 page 321 of 1130

REJ09B0327-0400

Bit 2—Buffer Enable B (BUFEB): Selects whether ICRD is to be used as a buffer register for

ICRB.

Bit 2

BUFEB

Description

ICRD is not used as a buffer register for input capture B

(Initial value)

ICRD is used as a buffer register for input capture B

Bits 1 and 0—Clock Select (CKS1, CKS0): Select external clock input or one of three internal

clock sources for the FRC. External clock pulses are counted on the rising edge of signals input to

the external clock input pin (FTCI).

Bit 1

Bit 0

CKS1

CKS0

Description

φ/2 internal clock source

(Initial value)

φ/8 internal clock source

φ/32 internal clock source

External clock source (rising edge)

11.2.9

Timer Output Compare Control Register (TOCR)

Bit

Initial value

Read/Write

ICRDMS

R/W

OCRAMS

R/W

ICRS

R/W

OCRS

OEA

OLVLB

R/W

OEB

R/W

OLVLA

R/W

TOCR is an 8-bit readable/writable register that enables output from the output compare pins,

selects the output levels, switches access between output compare registers A and B, controls the

ICRD and OCRA operating mode, and switches access to input capture registers A, B, and C.

TOCR is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—Input Capture D Mode Select (ICRDMS): Specifies whether ICRD is used in the normal

operating mode or in the operating mode using OCRDM.

HD6432142 Datasheet(PDF) 365 Page - Renesas Technology Corp

HD6432142 Datasheet(HTML) 365 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL