Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HD6432142 Datasheet(PDF) 630 Page - Renesas Technology Corp

Part # HD6432142
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1177 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432142 Datasheet(HTML) 630 Page - Renesas Technology Corp

Back Button HD6432142 Datasheet HTML 626Page - Renesas Technology Corp HD6432142 Datasheet HTML 627Page - Renesas Technology Corp HD6432142 Datasheet HTML 628Page - Renesas Technology Corp HD6432142 Datasheet HTML 629Page - Renesas Technology Corp HD6432142 Datasheet HTML 630Page - Renesas Technology Corp HD6432142 Datasheet HTML 631Page - Renesas Technology Corp HD6432142 Datasheet HTML 632Page - Renesas Technology Corp HD6432142 Datasheet HTML 633Page - Renesas Technology Corp HD6432142 Datasheet HTML 634Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 630 / 1177 page
background image
Section 18 Host Interface
Rev. 4.00 Sep 27, 2006 page 586 of 1130
REJ09B0327-0400
18.1.4
Register Configuration
Table 18.2 lists the host interface registers. Host interface registers HICR, IDR1, IDR2, ODR1,
ODR2, STR1, and STR2 can only be accessed when the HIE bit is set to 1 in SYSCR.
Table 18.2
Host Interface Registers
R/W
Master Address*
4
Name
Abbrevia-
tion
Slave
Host
Initial
Value
Slave
Address*
3
CS1
CS1
CS1
CS1 CS2
CS2
CS2
CS2 CS3
CS3
CS3
CS3 CS4
CS4
CS4
CS4 HA0
System control register
SYSCR
R/W*
1
—
H'09
H'FFC4
—
—
——
—
System control register 2 SYSCR2
R/W
—
H'00
H'FF83
—
—
——
—
Host interface control
register 1
HICR
R/W
—
H'F8
H'FFF0
—
—
——
—
Host interface control
register 2
HICR2
R/W
—
H'F8
H'FE80
—
—
——
—
Input data register 1
IDR1
R
W
—
H'FFF4
0
1
11
0/1*
5
Output data register 1
ODR1
R/W
R
—
H'FFF5
01110
Status register 1
STR1
R/(W)*
2
R
H'00
H'FFF6
01111
Input data register 2
IDR2
R
W
—
H'FFFC
10110/1*
5
Output data register 2
ODR2
R/W
R
—
H'FFFD
10110
Status register 2
STR2
R/(W)*
2
RH'00
H'FFFE
10111
Input data register 3
IDR3
R
W
—
H'FE84
11010/1*
5
Output data register 3
ODR3
R/W
R
—
H'FE85
11010
Status register 3
STR3
R/(W)*
2
RH'00
H'FE86
11011
Input data register 4
IDR4
R
W
—
H'FE8C
11100/1*
5
Output data register 4
ODR4
R/W
R
—
H'FE8D
11100
Status register 4
STR4
R/(W)*
2
RH'00
H'FE8E
11101
Module stop control
MSTPCRH
R/W
—
H'3F
H'FF86
—————
register
MSTPCRL
R/W
—
H'FF
H'FF87
—————
Notes: 1. Bits 5 and 3 are read-only bits.
2. The user-defined bits (bits 7 to 4 and 2) are read/write accessible from the slave
processor.
3. Address when accessed from the slave processor. The lower 16 bits of the address are
shown.
4. Pin inputs used in access from the host processor.
5. The HA0 input discriminates between writing of commands and data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com