M16CSLASH1N datasheet(227/238 Pages) RENESAS

227 / 238 page

Rev.1.00

Oct 20, 2004

page 215 of 222

M16C/1N Group

REJ090007-0100Z

20. Precautionary Notes in Using the Device

Figure 20.4 When Polling Period of CPU is 3fCAN or Longer

Figure 20.3 With a Wait Time of 3fCAN Before CPU Read

Figure 20.2 When Updating Period of CAN Module Matches Access Period from CPU

fCAN

: When the CAN module’s State_Reset bit updating period matches the CPU’s

read period, it does not enter reset mode, for the CPU read has the higher

priority.

CPU read signal

CPU reset signal

Updating period of

CAN module

C0STR register

b8: State_Reset bit

0: CAN operation

mode

1: CAN reset/initial-

ization mode

: Updated without fail in period of 3fCAN

Wait time

CPU read signal

CPU reset signal

Updating period of

CAN module

C0STR register

b8: State_Reset bit

0: CAN operation

mode

1: CAN reset/initial-

ization mode

4fCAN

CPU read signal

CPU reset signal

Updating period of

CAN module

C0STR register

b8: State_Reset bit

0: CAN operation

mode

1: CAN reset/initial-

ization mode

: When the CAN module’s State_Reset bit updating period matches the CPU’s

read period, it does not enter reset mode, for the CPU read has the higher

priority.

: Updated without fail in period of 4fCAN

M16C/1N Datasheet(PDF) 227 Page - Renesas Technology Corp

M16C/1N Datasheet(HTML) 227 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL