SH7052 datasheet(160/919 Pages) RENESAS

160 / 919 page

134

8.4

Waits between Access Cycles

When a read from a slow device is completed, data buffers may not go off in time to prevent data

conflicts with the next access. If there is a data conflict during memory access, the problem can be

solved by inserting a wait in the access cycle.

To enable detection of bus cycle starts, waits can be inserted between access cycles during

continuous accesses of the same CS space by negating the

CSn signal once.

8.4.1

Prevention of Data Bus Conflicts

For the two cases of write cycles after read cycles, and read cycles for a different area after read

cycles, waits are inserted so that the number of idle cycles specified by the IW31 to IW00 bits of

BCR2 occur. When idle cycles already exist between access cycles, only the number of empty

cycles remaining beyond the specified number of idle cycles are inserted.

Figure 8.7 shows an example of idles between cycles. In this example, one idle between CSn

space cycles has been specified, so when a CSm space write immediately follows a CSn space

read cycle, one idle cycle is inserted.

CSn

CSm

Data

CSn space read

CSm space write

Idle cycle

WRH, WRL

Address

Tidle

Figure 8.7 Idle Cycle Insertion Example

SH7052 Datasheet(PDF) 160 Page - Renesas Technology Corp