Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

SH7708 Datasheet(PDF) 227 Page - Renesas Technology Corp

Part # SH7708
Description  SuperH??RISC engine
PDF  633 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7708 Datasheet(HTML) 227 Page - Renesas Technology Corp

Back Button SH7708 Datasheet HTML 223Page - Renesas Technology Corp SH7708 Datasheet HTML 224Page - Renesas Technology Corp SH7708 Datasheet HTML 225Page - Renesas Technology Corp SH7708 Datasheet HTML 226Page - Renesas Technology Corp SH7708 Datasheet HTML 227Page - Renesas Technology Corp SH7708 Datasheet HTML 228Page - Renesas Technology Corp SH7708 Datasheet HTML 229Page - Renesas Technology Corp SH7708 Datasheet HTML 230Page - Renesas Technology Corp SH7708 Datasheet HTML 231Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 227 / 633 page
background image
209
• For Normal Memory
Description
Bit 4: A1-2W0
Bit 3: A1-2W0
Inserted Wait States
WAIT Pin
0
0
0
Ignored
1
1
Enabled
1
0
2
Enabled
1
3
Enabled (Initial value)
• For DRAM, Synchronous DRAM
Description
Bit 4: A1-2W0
Bit 3: A1-2W0
DRAM:
CAS Assert Period
SDRAM: CAS Latency
00
1
1
11
1
10
2
2
1
3
3
(Initial value)
Bits 2 to 0—Area 0 Wait Control (A0W2, A0W1, A0W0): These bits specify the number of wait
states inserted in physical space area 0. They also specify the burst pitch for burst transfer.
Description
First Cycle
Burst Cycle
(Excluding First Cycle)
Bit 2:
A0W2
Bit 1:
A0W1
Bit 0:
A0W0
Inserted
Wait States
WAIT Pin
Number of States
Per Data Transfer
WAIT Pin
0
0
0
0
Ignored
2
Enabled
1
1
Enabled
2
Enabled
1
0
2
Enabled
3
Enabled
1
3
Enabled
4
Enabled
1
0
0
4
Enabled
4
Enabled
1
6
Enabled
6
Enabled
1
0
8
Enabled
8
Enabled
1
10 (Initial value) Enabled
10
Enabled
10.2.5
Individual Memory Control Register (MCR)
The individual memory control register (MCR) is a 16-bit read/write register that specifies
RAS
and
CAS timing and burst control for DRAM (area 3 only), synchronous DRAM (areas 2 and 3),



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com