Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SN74ACT7811FN Datasheet(PDF) 5 Page - Texas Instruments

Part # SN74ACT7811FN
Description  1024 횞 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN74ACT7811FN Datasheet(HTML) 5 Page - Texas Instruments

  SN74ACT7811FN Datasheet HTML 1Page - Texas Instruments SN74ACT7811FN Datasheet HTML 2Page - Texas Instruments SN74ACT7811FN Datasheet HTML 3Page - Texas Instruments SN74ACT7811FN Datasheet HTML 4Page - Texas Instruments SN74ACT7811FN Datasheet HTML 5Page - Texas Instruments SN74ACT7811FN Datasheet HTML 6Page - Texas Instruments SN74ACT7811FN Datasheet HTML 7Page - Texas Instruments SN74ACT7811FN Datasheet HTML 8Page - Texas Instruments SN74ACT7811FN Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 17 page
background image
SN74ACT7811
1024
× 18
CLOCKED FIRST-IN, FIRST-OUT MEMORY
SCAS151C – JANUARY 1991 – REVISED FEBRUARY 1996
5
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
Terminal Functions
TERMINAL†
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
Almost-full/almost-empty flag. The AF/AE boundary is defined by the almost-full/almost-empty offset
value (X). This value can be programmed during reset or the default value of 256 can be used. AF/AE
is high when the FIFO contains (X + 1) or less words or (1025 – X) or more words. AF/AE is low when
the FIFO contains between (X + 2) and (1024 - X) words.
Programming procedure for AF/AE – The almost-full/almost-empty flag is programmed during each
reset cycle. The almost-full/almost-empty offset value (X) is either a user-defined value or the default
of X = 256. Instructions to program AF/AE using both methods are as follows:
AF/AE
33
O
User-defined X
AF/AE
33
O
Step 1:
Take DAF from high to low.
Step 2:
If RESET is not already low, take RESET low.
Step 3:
With DAF held low, take RESET high. This defines the AF/AE using X.
Step 4:
To retain the current offset for the next reset, keep DAF low.
Default X
To redefine AF/AE using the default value of X = 256, hold DAF high during the reset cycle.
DAF
27
I
Define almost full. The high-to-low transition of DAF stores the binary value of data inputs as the
almost-full/almost-empty offset value (X). With DAF held low, a low pulse on RESET defines the
AF/AE flag using X.
D0 – D17
26 – 19, 17, 15 – 7
I
Data inputs for 18-bit-wide data to be stored in the memory. Data lines D0 – D8 also carry the
almost-full/almost-empty offset value (X) on a high-to-low transition of the DAF.
HF
36
O
Half-full flag. HF is high when the FIFO contains 513 or more words and is low when it contains 512
or less words.
IR
35
O
Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR
is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge
of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low,
IR is driven high on the second WRTCLK pulse after the first valid read.
OE
2
I
Output enable. The data-out (Q0 – Q17) outputs are in the high-impedance state when OE is low. OE
must be high before the rising edge of RDCLK to read a word from memory.
OR
66
O
Output-ready flag. OR is high when the FIFO is not empty and low when it is empty. During reset,
OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the
third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising
edge of the first RDCLK pulse after the last word is read.
Q0 – Q17
38 – 39, 41 – 42, 44,
46 – 47, 49 – 50,
52 – 53, 55 – 56,
58 – 59, 61, 63 – 64
O
Data outputs. The first data word to be loaded into the FIFO is moved to Q0 – Q17 on the rising edge
of the third RDCLK pulse to occur after the first valid write. The RDEN1 and RDEN2 inputs do not
affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2,
OE, and the OR are high.
RDCLK
5
I
Read clock. Data is read out of memory on a low-to-high transition RDCLK if OR, OE, and RDEN1
and RDEN2 control inputs are high. RDCLK is a free-running clock and functions as the
synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with
respect to RDCLK.
RDEN1,
RDEN2
4
3
I
Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out
of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory.
RESET
1
I
A reset is accomplished by taking RESET low and generating a minimum of four RDCLK and
WRTCLK cycles. This ensures that the internal read and write pointers are reset and OR, HF, and
IR are low and AF/AE is high. The FIFO must be reset upon power up. With DAF at a low level, a low
pulse on RESET defines the AF/AE status flag using the almost-full/almost-empty offset value (X),
where X is the value previously stored. With DAF at a high level, a low-level pulse on RESET defines
the AF/AE flag using the default value of X = 256.
† Terminals listed are for the FN package.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com