Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TLC7225C Datasheet(PDF) 11 Page - Texas Instruments

Part # TLC7225C
Description  QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TLC7225C Datasheet(HTML) 11 Page - Texas Instruments

Back Button TLC7225C Datasheet HTML 7Page - Texas Instruments TLC7225C Datasheet HTML 8Page - Texas Instruments TLC7225C Datasheet HTML 9Page - Texas Instruments TLC7225C Datasheet HTML 10Page - Texas Instruments TLC7225C Datasheet HTML 11Page - Texas Instruments TLC7225C Datasheet HTML 12Page - Texas Instruments TLC7225C Datasheet HTML 13Page - Texas Instruments TLC7225C Datasheet HTML 14Page - Texas Instruments TLC7225C Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 21 page
background image
TLC7225C, TLC7225I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS109B – OCTOBER 1996 – REVISED FEBRUARY 2001
11
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
APPLICATION INFORMATION
ground management and layout
The TLC7225 contains four reference inputs that can be driven from ac sources (see multiplying DAC using ac
input to the REF terminals section) so careful layout and grounding is important to minimize analog crosstalk
between the four channels. The dynamic performance of the four DACs depends upon the optimum choice of
board layout. Figure 6 shows the relationship between input frequency and channel-to-channel isolation.
Figure 7 shows a printed circuit board layout that minimizes crosstalk and feedthrough. The four input signals
are screened by AGND. Vref was limited between 2 V and 3.24 V to avoid slew-rate limiting effects from the
output amplifier during measurements.
– 80
– 70
– 60
– 50
– 40
– 30
20 k
50 k
100 k
200 k
500 k
1 M
fI – Input Frequency – Hz
TA = 25°C
VDD = 15 V
VSS = – 5 V
Vref = 1.24 VPP
– 20
10 k
Figure 6. Channel-to-Channel Isolation
MSB
LSB
Terminal 1
System GND
OUTB
OUTA
VSS
REFB
REFA
AGND
DGND
OUTC
OUTD
VDD
REFC
REFD
Figure 7. Suggested PCB Layout (Top View)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com