SMM665C datasheet(24/36 Pages) SUMMIT

24 / 36 page

SMM665C

Summit Microelectronics, Inc

2125 3.1 7/22/2008

APPLICATIONS INFORMATION (CONTINUED)

RESTART

POWER-ON

CASCADE

SEQUENCING

Once a Force Shutdown or Power-off operation has

completed, the SMM665C can restart the Power-on

cascade sequencing. The device can be programmed

to automatically restart after a Force Shutdown

provided the PWR_ON/OFF pin remains in the active

state or the I

2C Power-on command remains in the

command register. If this option is not selected, the

SMM665C requires toggling of the PWR_ON/OFF pin

or toggling of the I

2C commands by issuing a Power-

off command and then reissuing the Power-on

command in order to restart Power-on sequencing.

In either case, assertion of the FS pin will prevent the

SMM665C from restarting Power-on sequencing. In

addition, the device can be programmed to check that

VDD and the 12VIN are within their programmed

voltage

thresholds

before

restarting

Power-on

sequencing.

In cases where brownout conditions (Figure 10) or

loss of power are used to cause a sequence off of the

supplies or a Force Shutdown, it is best to toggle the

PWR_ON/OFF pin or use the I

2C Power commands

after the brownout condition is over or if the supplies

do not fully discharge before initiating a Power-on

sequence.

Recommended Use of the PWR_ON/OFF pin:

The PWR_ON/OFF pin is edge-triggered to lock out

false or nuisance signals during both the power-on

and power-off sequences. If during a system power-

down, whether deliberate or due to a failed power

system, the VDD_CAP voltage falls below 2.5V, the

SMM665C internal UVLO (UnderVoltage LockOut)

circuit resets all internal logic. Once power has

recovered above 2.6V the SMM665C will restart

assuming the PWR_ON/OFF pin is in the asserted

state or an I

2C power command is issued. The

SMM665C can be used with the PWR_ON/OFF pin

either toggled by a logic level, controlled by a software

command or tied either high or low as described in the

data sheet.

VDD_CAP

2.5V

3.6V, 5.5V

UVLO

(Internal)

2.6V

Figure 10 - Timing Sequence recovering from a VDD_CAP Power ‘Brown-Out’

SMM665C Datasheet(PDF) 24 Page - Summit Microelectronics, Inc.

SMM665C Datasheet(HTML) 24 Page - Summit Microelectronics, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL