Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32F101V8 Datasheet(PDF) 59 Page - STMicroelectronics

Part # STM32F101V8
Description  Medium-density access line, ARM-based 32-bit MCU with 64 or 128 KB Flash, 6 timers, ADC and 7 communication interfaces
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F101V8 Datasheet(HTML) 59 Page - STMicroelectronics

Back Button STM32F101V8 Datasheet HTML 55Page - STMicroelectronics STM32F101V8 Datasheet HTML 56Page - STMicroelectronics STM32F101V8 Datasheet HTML 57Page - STMicroelectronics STM32F101V8 Datasheet HTML 58Page - STMicroelectronics STM32F101V8 Datasheet HTML 59Page - STMicroelectronics STM32F101V8 Datasheet HTML 60Page - STMicroelectronics STM32F101V8 Datasheet HTML 61Page - STMicroelectronics STM32F101V8 Datasheet HTML 62Page - STMicroelectronics STM32F101V8 Datasheet HTML 63Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 81 page
background image
STM32F101x8, STM32F101xB
Electrical characteristics
Doc ID 13586 Rev 12
59/81
SPI interface characteristics
Unless otherwise specified, the parameters given in Table 40 are derived from tests
performed under the ambient temperature, fPCLKx frequency and VDD supply voltage
conditions summarized in Table 8.
Refer to Section 5.3.12: I/O port characteristics for more details on the input/output alternate
function characteristics (NSS, SCK, MOSI, MISO).
Table 40.
SPI characteristics(1)
1.
Remapped SPI1 characteristics to be determined.
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
0
18
MHz
Slave mode
0
18
tr(SCK)
tf(SCK)
SPI clock rise and fall
time
Capacitive load: C = 30 pF
8
ns
tsu(NSS)
(2)
2.
Based on characterization, not tested in production.
NSS setup time
Slave mode
4 tPCLK
th(NSS)
(2)
NSS hold time
Slave mode
73
tw(SCKH)
(2)
tw(SCKL)
(2)
SCK high and low time
Master mode, fPCLK = 36 MHz,
presc = 4
50
60
tsu(MI)
(2)
Data input setup time
Master mode
SPI1
1
SPI2
5
tsu(SI)
(2)
Data input setup time
Slave mode
1
th(MI)
(2)
Data input hold time
Master mode
SPI1
1
SPI2
5
th(SI)
(2)
Data input hold time
Slave mode
3
ta(SO)
(2)(3)
3.
Min time is for the minimum time to drive the output and the max time is for the maximum time to validate
the data.
Data output access time
Slave mode, fPCLK = 36 MHz,
presc = 4
055
Slave mode, fPCLK = 24 MHz
0
4 tPCLK
tdis(SO)
(2)(4)
4.
Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put
the data in Hi-Z
Data output disable time Slave mode
10
tv(SO)
(2)(1)
Data output valid time
Slave mode (after enable edge)
25
tv(MO)
(2)(1)
Data output valid time
Master mode (after enable
edge)
3
th(SO)
(2)
Data output hold time
Slave mode (after enable edge)
25
th(MO)
(2)
Master mode (after enable
edge)
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com